# Standard Products UT54ACTS899

9-bit Latchable Transceiver with Parity Generator/Checker Datasheet

May 16, 2012 www.aeroflex.com/Logic



### FEATURES

- Latchable transceiver with output source/sink of 24mA
- □ Option to select generate parity and check or "feed-through" data/parity in directions A-to-B or B-to-A
- □ Independent latch enable for A-to-B and B-to-A directions □ Select pin for ODD/EVEN parity
- □ ERRA and ERRB output pins for parity checking
- □ Ability to simultaneously generate and check parity
- Ability to simulateously generate and check part
- □ 0.6µm Commercial CMOS □ Operational environment:
- Total dose: 100K rad(Si)
- Single Event Latchup immune
- SEU immune
- □ Standard Microcircuit Drawing 5962-06240
  - QML compliant part
- Deckage:
  - 28-pin ceramic flatpack

### DESCRIPTION

The UT54ACTS899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction. The UT54ACTS899 features independent latch enables for the A-to-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.


### PIN DESCRIPTION

Inputs	Outputs	
A0-A7	A Bus Data Inputs/Data Outputs	
B0-B7	B Bus Data Inputs/Data Outputs	
APAR, BPAR	A and B Bus Parity Inputs	
ODD/EVEN	ODD/EVEN Parity Select, Active L EVEN Parity	OW for
GBA, GAB	Output Enables for A or B Bus, Ac	tive Low
SEL	Select Pin for Feed-through or 0 Mode, LOW for Generate Mode	Generate
LEA, LEB	Latch Enables for A and B Latche for Transparent Mode	es, HIGH
ERRA, ERRB	Error Signals for Checking Generative with Parity In, LOW if Error Occ	

### 28-Lead Flatpack Pinout

ODD/EVEN		1	28		VDD
ERRA		2	27	ı	GAB
LEA		3	26		B0
A0		4	25		B1
A1	[	5	24	ı	B2
A2	[	6	23	ı	B3
A3		7	22	ı	B4
A4		8	21	I	B5
A5		9	20	)	B6
A6		10	19		B7
A7		11	18		BPAR
APAR		12	17	ı	LEB
GBA		13	16		SEL
VSS		14	15		ERRB

### LOGIC DIAGRAM



### FUNCTIONAL DESCRIPTION

The UT54ACTS899 has three principal modes of operation which are outlined below. These modes apply to both A-to-B and B-to-A directions.

- Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as BPAR (APAR). If LEB (LEA) is HIGH and the Mode Select ( $\overline{SEL}$ ) is LOW, the parity generated from B[0:7] (A[0:7]) can be checked and monitored by ERRB (ERRA).
- Bus A (B) communicates to Bus B (A) in a feed-through mode if  $\overline{SEL}$  is HIGH. Parity is still generated and checked as ERRA and ERRB in the feed-through mode (can be used as an interrupt to signal a data/parity bit error to the CPU).
- Independent Latch Enables (LEA and LEB) allow other permutations of generating/checking. (see Function Table below)

### FUNCTIONAL TABLE

INPUTS		INPUTS OPERATION			
GAB	GBA	SEL	LEA	LEB	
Н	н	х	x	x	Busses A and B are Tri-State (input A & B simultaneously)
Н	L	L	L	н	Generates parity from B[0:7] based on $O/\overline{E}$ (Note 1). Generated parity> APAR. Generated parity checked against BPAR and output as ERRB.
Η	L	L	Н	Н	Generates parity from B[0:7] based on O/ $\overline{E}$ . Generated parity> APAR. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA.
Н	L	L	x	L	Generates parity from B latch data based on $O/\overline{E}$ . Generated parity> APAR. Generated parity checked against latched BPAR and output as ERRB.
Н	L	н	x	н	BPAR/B[0:7]> APAR/A[0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB.
Н	L	н	н	н	BPAR/B[0:7]> APAR/A[0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB. APAR/A[0:7] fed back through the A latch for generate/check as ERRA.
L	н	L	н	L	Generates parity from A[0:7] based on O/ $\overline{E}$ . Generated parity> BPAR. Generated parity checked against APAR and output as ERRA.
L	н	L	н	н	Generates parity from A[0:7] based on $O/\overline{E}$ . Generated parity> BPAR. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.
L	н	L	L	x	Generates parity from A latch data based on $O/\overline{E}$ . Generated parity> BPAR. Generated parity checked against latched APAR and output as ERRA.
L	н	н	н	L	APAR/A[0:7)]> BPAR/B[0:7] Feed-through mode. Generated parity checked against APAR and output as ERRA.
L	н	н	н	н	APAR/A[0:7]> BPAR/B[0:7] Feed-through mode. Generated parity checked against APAR and output as ERRA. BPAR/B[0:7] fed back through the B latch for generate/check as ERRB.
L	L	х	х	х	Output to A bus and B bus (NOT ALLOWED).

H = High voltage level

L = Low voltage level

X = Do not care

Note 1:  $O/\overline{E} = ODD/\overline{EVEN}$ 

### **RADIATION HARDNESS SPECIFICATIONS**<sup>1</sup>

PARAMETER	LIMIT	UNITS
Total Dose	1.0E5	rads(Si)
SEU Onset LET	>108	MeV-cm <sup>2</sup> /mg
SEL Immune	>108	MeV-cm <sup>2</sup> /mg
Neutron Fluence <sup>2</sup>	1.0E14	n/cm <sup>2</sup>

Notes:

1. Logic will not latchup during radiation exposure within the limits defined in the table.

2. Not tested, inherent of CMOS technology.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD</sub>	Supply voltage	-0.3 to 6.0	V
V <sub>I/O</sub>	Voltage any pin during operation	-0.3 to V <sub>DD</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
II	DC input current	<u>+</u> 10	mA
P <sub>D</sub>	Maximum power dissipation	220	mW

Note:

 Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to +125	°C
t <sub>INRISE</sub> t <sub>INFALL</sub>	Maximum input rise or fall time $(V_{IN} \text{ transitioning between } V_{IL} \text{ (max) and } V_{IH} \text{ (min)})$	20	ns

### DC ELECTRICAL CHARACTERISTICS\* <sup>1</sup>

( VDD =  $3.3 \pm 0.3$  V, T<sub>C</sub> = -55°C to +125°C); Unless otherwise noted, Tc is per the temperature ordered

SYMBOL	PARAMETER	CONDITIO	N	MIN	MAX	UNIT
V <sub>IL</sub>	Low level input voltage <sup>2</sup>	V <sub>DD</sub> from 4.5V to 5.5	V		0.8	V
V <sub>IH</sub>	High level input voltage <sup>2</sup>	V <sub>DD</sub> from 4.5V to 5.5	V <sub>DD</sub> from 4.5V to 5.5V			v
I <sub>IN</sub>	Input leakage current	$V_{DD}$ from 4.5 to 5.5 $V_{IN} = V_{DD}$ or $V_{SS}$				μΑ
I <sub>OZ</sub>	Three-state output leakage current	$V_{DD}$ from 4.5 to 5.5 $V_{IN} = V_{DD}$ or $V_{SS}$		-10	10	μΑ
I <sub>OS</sub>	Short-circuit output current <sup>3, 4</sup>	$V_{O} = V_{DD}$ or $V_{SS}$ $V_{DD}$ from 4.5 to 5.5		-600	600	mA
V <sub>OL1</sub>	Low-level output voltage <sup>5</sup>	I <sub>OL</sub> =24mA	55C, +25°C		0.4	v
		$I_{OL} = 24 \text{mA}$ $I_{OL} = 100 \mu \text{A}$ $V_{IN} = 2.0 \text{V or } 0.8 \text{V}$ $V_{DD} = 4.5 \text{ to } 5.5$	+125°C		0.5 0.2	
V <sub>OL2</sub>	Low-level output voltage <sup>5, 6</sup>	$I_{OL} = 50 \text{mA} - \frac{1}{2}$ $V_{IN} = 2.0 \text{V or } 0.8 \text{V}$ $V_{DD} = 5.5 \text{V}$	55C, +25°C +125°C		0.8	V
V <sub>OH1</sub>	High-level output voltage <sup>5</sup>		-55, +25°C +125°C	V <sub>DD</sub> - 0.64 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.2		V
V <sub>OH2</sub>	High-level output voltage <sup>5, 6</sup>	$I_{OH} = -50 \text{mA}$ $V_{IN} = 2.0 \text{V or } 0.8 \text{V}$ $V_{DD} = 5.5 \text{V}$	-55C, 25°C +125°C	V <sub>DD</sub> -1.1 V <sub>DD</sub> -1.25		V
$V_{IC}^+$	Positive input clamp voltage	For input under test, $I_{IN} = +18mA$ $V_{DD} = 0.0V$		0.4	1.5	V
V <sub>IC</sub> -	Negative input clamp voltage	For input under test, $I_{IN} = -18mA$ $V_{DD} = open$		-1.5	-0.4	V

P <sub>total</sub>	Power dissipation <sup>7, 8, 9</sup>	C <sub>L</sub> = 20pF V <sub>DD</sub> from 4.5 to 5.5	1.0	mW/ MHz
I <sub>DDQ</sub>	Standby Supply Current V <sub>DD</sub> Pre-Rad 25°C Pre-Rad -55°C to +125°C Post-Rad 25°C	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5$ $\overline{OE} = V_{DD}$ $\overline{OE} = V_{DD}$ $\overline{OE} = V_{DD}$	10 160	μΑ μΑ
ΔI <sub>DDQ</sub>	Quiescent Supply Current Delta, TTL in- put level Pre-Rad 25°C, Pre-Rad -55°C to +125°C Post-Rad 25°C	For input under test $V_{IN} = V_{DD} - 2.1V$ For other inputs $V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 5.5V$	1.6	mA
C <sub>IN</sub>	Input capacitance <sup>10</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 4.5 to 5.5	21	pF
C <sub>OUT</sub>	Output capacitance <sup>10</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 4.5 to 5.5	21	pF

Notes:

\* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

1. All specifications valid for radiation dose ≤ 1E5 rad(Si) per MIL-STD-883, Method 1019.

2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , - 0%;  $V_{IL} = V_{IL}(max) + 0\%$ , - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .

3. Not more than one output may be shorted at a time for maximum duration of one second.

4. Supplied as a design limit, but not guaranteed or tested.

5. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.

6. Transmission driving tests are performed at  $V_{DD}$  = 5.5V, only one output loaded at a time with a duration not to exceed 2ms. The test is guaranteed, if not tested, for  $V_{IN}=V_{IH}$  minimum or  $V_{IL}$  maximum.

7. Power dissipation specified per switching output.

8. Guaranteed by characterization.

9. Power does not include power contribution of any CMOS output sink current.

10. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V<sub>SS</sub> at frequency of 1MHz and a signal amplitude of 50mV rms maximum.

AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (VDD =  $3.3 \pm 0.3$ V, T<sub>C</sub> = -55°C to +125°C); Unless otherwise noted, Tc is per the temperature ordered)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PHL1</sub>	Propagation Delay - An, Bn to Bn, An	4.0	11.5	ns
t <sub>PLH1</sub>	Propagation Delay - An, Bn to Bn, An	4.0	11.5	ns
t <sub>PHL2</sub>	Propagation Delay - APAR, BPAR to BPAR, APAR	4.0	11.5	ns
t <sub>PLH2</sub>	Propagation Delay - APAR, BPAR to BPAR, APAR	4.0	11.5	ns
t <sub>PHL3</sub>	Propagation Delay - An, Bn to BPAR, APAR	5.0	12.0	ns
t <sub>PLH3</sub>	Propagation Delay - An, Bn to BPAR, APAR	5.0	12.0	ns
t <sub>PHL4</sub>	Propagation Delay - An, Bn to ERRA, ERRB	5.0	12.0	ns
t <sub>PLH4</sub>	Propagation Delay - An, Bn to ERRA, ERRB	5.0	12.0	ns
t <sub>PHL5</sub>	Propagation Delay - ODD/ $\overline{\text{EVEN}}$ to $\overline{\text{ERRA}}$ , $\overline{\text{ERRB}}$	4.0	9.0	ns
t <sub>PLH5</sub>	Propagation Delay - ODD/EVEN to ERRA, ERRB	4.0	9.0	ns
t <sub>PHL6</sub>	Propagation Delay - ODD/EVEN to APAR, BPAR	4.0	9.0	ns
t <sub>PLH6</sub>	Propagation Delay - ODD/EVEN to APAR, BPAR	4.0	9.0	ns
t <sub>PHL7</sub>	Propagation Delay - APAR, BPAR to ERRA, ERRB	4.0	9.0	ns
t <sub>PLH7</sub>	Propagation Delay - APAR, BPAR to ERRA, ERRB	4.0	9.0	ns
t <sub>PHL8</sub>	Propagation Delay - SEL to APAR, BPAR	3.5	8.5	ns
t <sub>PLH8</sub>	Propagation Delay - SEL to APAR, BPAR	3.5	8.5	ns
t <sub>PHL9</sub>	Propagation Delay - LEA, LEB to Bn, An	3.5	8.5	ns
t <sub>PLH9</sub>	Propagation Delay - LEA, LEB to An, Bn	3.5	8.5	ns
t <sub>PHL10</sub>	Propagation Delay - LEA, LEB to BPAR, APAR	4.0	9.0	ns
t <sub>PLH10</sub>	Propagation Delay - LEA, LEB to APAR, BPAR	4.0	9.0	ns
t <sub>PHL11</sub>	Propagation Delay - LEA, LEB to ERRA, ERRB	5.0	12.0	ns
t <sub>PLH11</sub>	Propagation Delay - LEA, LEB to ERRA, ERRB	5.0	12.0	ns
t <sub>PZH1</sub>	Output Enable Time - GBA or GAB to An, Bn	3.5	9.5	ns

t <sub>PZL1</sub>	Output Enable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to An, Bn	3.5	9.5	ns
t <sub>PZH2</sub>	Output Enable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to BPAR or APAR	3.5	9.5	ns
t <sub>PZL2</sub>	Output Enable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to BPAR or APAR	3.5	9.5	ns
t <sub>PHZ1</sub>	Output Disable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to An, Bn	2.0	6.0	ns
t <sub>PLZ1</sub>	Output Disable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to An, Bn	2.0	6.0	ns
t <sub>PHZ2</sub>	Output Disable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to BPAR, to APAR	2.0	6.0	ns
t <sub>PLZ2</sub>	Output Disable Time - $\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to BPAR, to APAR	2.0	6.0	ns
t <sub>S</sub>	Setup Time, High or Low, An, Bn, APAR, BPAR to LEA, LEB	1.0		ns
t <sub>H</sub>	Hold Time, High or Low, An, Bn, APAR, BPAR to LEA, LEB	1.5		ns
tw <sup>2</sup>	Pulse Width for LEA, LEB	4.0		ns
f <sub>MAX</sub> <sup>2</sup>	Maximum clock frequency		80	MHz


Notes:

\* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

1. All specifications valid for radiation >1E5 rads(Si) per MIL-STD-883, Method 1019.

2. Verified by functional test.

## Test Load or Equivalent<sup>1</sup>



Notes

1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

### AC TIMING DIAGRAMS






Figure 1. Propagation Delay, An to Bn, Bn to An, APAR to BPAR, BPAR to APAR



Note: 1.  $V_{IM} = 1.5V$ ,  $V_{OM} = V_{DD}/2$ 2. SEL = ODD/EVEN =  $V_{SS} = L$ 3. LEA (LEB) = 3.0V = H





Note: 1.  $V_{IM} = 1.5V$ ,  $V_{OM} = V_{DD}/2$ 2. APAR (BPAR) = ODD/EVEN =  $V_{SS} = L$ 

3. LEA (LEB) = 3.0V = H






Figure 4. Propagation Delay, ODD/EVEN to ERRA or ODD/EVEN to ERRB




Figure 5. Propagation Delay, ODD/EVEN to APAR or ODD/EVEN to BPAR (with Even Parity Mode Shown)








Figure 6. Propagation Delay, APAR to ERRA or BPAR to ERRB (With Even Parity Mode Shown with Even Data Parity. Odd Parity Mode would cause Inverted Output.)




























Note: 1.  $V_{IM} = 1.5V$ ,  $V_{OM} = V_{DD}/2$ 






Note: 1.  $V_{IM} = 1.5V$ ,  $V_{OM} = V_{DD}/2$ 

Figure 12. Data Setup and Hold Times, Pulse Width High

### Packaging



### NOTE:

1. Seal ring is connected to V<sub>SS</sub>.


2. Units are in inches.

3. All exposed metalized areas must be gold plated 100 to 225 microinches thick and all bottom side exposed metalized areas must be gold plated to 60 microinches thick nominal. Both sides shall be over electroplated nickel undercoating 100 to 350 microinches per MIL-PRF-38535.

Figure 13. 28-pin Ceramic Flatpack

### **ORDERING INFORMATION**

### UT54ACTS899: SMD



#### Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML-Q and QML-V are not available without radiation hardening. For prototyping inquiries, contact factory.

### Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML & Reduced Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

**SE AND MID-ATLANTIC** Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

NORTHEAST

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.

Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

A passion for performance.