



UT50P10H

Preliminary

POWER MOSFET

-50A, -100V P-CHANNEL POWER MOSFET


DESCRIPTION

The **UT50P10H** uses advanced proprietary, planar stripe, DMOS technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with low gate voltages. This device is suitable to be used in low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

FEATURES

- * $R_{DS(ON)} \leq 65 \text{ m}\Omega$ @ $V_{GS} = -10\text{V}$, $I_D = -25\text{A}$
- * High Switching Speed
- * High Cell Density Trench Technology

SYMBOL





ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
UT50P10HL-TF3-T	UT50P10HG-TF3-T	TO-220F	G	D	S	Tube

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>UT50P10HG-TF3-T</p> <p>(1) Packing Type</p> <p>(2) Package Type</p> <p>(3) Green Package</p>	<p>(1) T: Tube</p> <p>(2) TF3: TO-220F</p> <p>(3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---

MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DSS}	-100	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current	I_{D}	-50	A
Pulsed Drain Current (Note 2)	I_{DM}	-100	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	122	mJ
Peak Diode Recovery dv/dt	dv/dt	4	V/ns
Power Dissipation	P_{D}	34	W
Junction Temperature	T_{J}	+150	$^{\circ}\text{C}$
Storage Temperature	T_{STG}	-55 ~ +150	$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3. $L = 0.1\text{mH}$, $I_{\text{AS}} = -49.4\text{A}$, $V_{\text{DD}} = -50\text{V}$, $R_{\text{G}} = 25\Omega$, Starting $T_{\text{J}} = 25^{\circ}\text{C}$

4. $I_{\text{SD}} \leq -30\text{A}$, $di/dt \leq 200\text{ A}/\mu\text{s}$, $V_{\text{DD}} \leq BV_{\text{DSS}}$, Starting $T_{\text{J}} = 25^{\circ}\text{C}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ_{JA}	62.5	$^{\circ}\text{C}/\text{W}$
Junction to Case	θ_{JC}	3.68 (Note)	$^{\circ}\text{C}/\text{W}$

Note: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.


■ ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0 V, I _D =-250μA	-100			V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =-100V, V _{GS} =0V			-1	μA
		V _{DS} =-100V, T _C =125°C			-10	μA
Gate-Source Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =-250μA	-2.0		-4.0	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-25A			65	mΩ
DYNAMIC PARAMETERS						
Input Capacitance	C _{ISS}	V _{DS} =-25V, V _{GS} =0V, f=1.0MHz		4670		pF
Output Capacitance	C _{OSS}			221		pF
Reverse Transfer Capacitance	C _{RSS}			167		pF
SWITCHING PARAMETERS						
Total Gate Charge	Q _G	V _{DS} =-80V, V _{GS} =-10V, I _D =-50A (Note 1, 2)		70		nC
Gate Source Charge	Q _{GS}			17		nC
Gate Drain Charge	Q _{GD}			22		nC
Turn-ON Delay Time	t _{D(ON)}	V _{DD} =-50V, V _{GS} =-10V, I _D =-50A, R _G =6Ω (Note 1, 2)		16		ns
Turn-ON Rise Time	t _R			19		ns
Turn-OFF Delay Time	t _{D(OFF)}			60		ns
Turn-OFF Fall-Time	t _F			23		ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS						
Maximum Continuous Drain-Source Diode Forward Current	I _S				-50	A
Maximum Pulsed Drain-Source Diode Forward Current	I _{SM}				-100	A
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =-50A			-1.4	V
Body Diode Reverse Recovery Time	t _{rr}	V _{GS} = 0V, I _S =-30A,		63		ns
Body Diode Reverse Recovery Charge	Q _{rr}	di/dt=100A/μs (Note 1)		140		μC


Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.

2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Waveforms


■ TEST CIRCUITS AND WAVEFORMS




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Gate Charge Waveform



Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.