

OLED PRODUCT SPECIFICATION

Manufactured by:

CD WRITEK GROUP Ritdisplay Corporation

| PART NUMBER: | USMP-P25303 |
|--------------|---|
| DESCRIPTION: | 0.96" OLED, White, with 128*64 Resolution,8-bit 6800/8080-series parallel, 4 wire serial peripheral, and I2C interfaces, and SSD1306Z2 driver IC |

| ISSUE DATE | APPROVED BY | CHECKED BY | PREPARED BY |
|----------------------|--|--|--|
| | (Customer Use Only) | | |
| | | | |
| PROPRIETARY NOTE: | THIS SPECIFICATION IS THE PROPERTY O COPIED WITHOUT THE WRITTEN PERMI US MICRO | OF US MICRO PRODUCTS AND SH SSION OF US MICRO PRODUCTS PRODUCTS UPON ITS REQUEST | IALL NOT BE REPRODUCED OR AND MUST BE RETURNED TO |

www.usmicroproducts.com

CONFIDENTIAL





REVISION RECORD

| REV. | REVISION DESCRIPTION | REV. DATE | REMARK |
|------|---|--------------|-------------|
| X01 | INITIAL RELEASE | 2010. 11. 05 | |
| A01 | Transfer from X version | 2011. 05. 05 | Page 5 & 21 |
| | Add the information of module weight | | |
| | Add the packing specification | | |
| A02 | Add outgoing inspection provision | 2012. 04. 06 | Page 22~26 |

- 2 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





CONTENTS

| ITEM | PAGE |
|---|------|
| 1. SCOPE | 4 |
| 2. WARRANTY | 4 |
| 3. FEATURES | 4 |
| 4. MECHANICAL DATA | 5 |
| 5. MAXIMUM RATINGS | 6 |
| 6. ELECTRICAL CHARACTERISTICS | 8 |
| 6.1 D.C ELECTRICAL CHARACTERISTICS | |
| 6.2 ELECTRO-OPTICAL CHARACTERISTICS | |
| 7. INTERFACE | 11 |
| 7.1 FUNCTION BLOCK DIAGRAM | |
| 7.2 PANEL LAYOUT DIAGRAM | |
| 7.3 PIN ASSIGNMENTS | |
| 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP | |
| 7.5 INTERFACE TIMING CHART | |
| 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT | 15 |
| 8.1 POWER ON AND OFF SEQUENCE WITH EXTERNAL DC/DC | |
| APPLICATION | |
| 8.2 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP | |
| APPLICATION | |
| 8.3 APPLICATION CIRCUIT | |
| 8.4 COMMAND TABLE | |
| 9. RELIABILITY TEST CONDITIONS | 19 |
| 10. EXTERNAL DIMENSION | 20 |
| 11. PACKING SPECIFICATION | 22 |
| 12. OUTGOING INSPECTION PROVISION | 23 |
| 13. APPENDIXES | 27 |



USMP-P25303 US Micro Products Electronic Products for the OEM

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : White
- Panel matrix : 128*64
- Driver IC : SSD1306Z2
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.41mm
- High contrast : 2000:1
- Wide viewing angle : 160
- 8-bit 6800/8080-series parallel interface, 4 wire Serial Peripheral Interface, I²C Interface
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

^{- 4 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





4. MECHANICAL DATA

| - | | | |
|----|-------------------|---------------------------------|-----------------|
| NO | ITEM | SPECIFICATION | UNIT |
| 1 | Dot Matrix | 128 (W) x 64 (H) | dot |
| 2 | Dot Size | 0.154 (W) x 0.154 (H) | mm ² |
| 3 | Dot Pitch | 0.17 (W) x 0.17 (H) | mm ² |
| 4 | Aperture Rate | 78 | % |
| 5 | Active Area | 21.744 (W) x 10.864 (H) | mm ² |
| 6 | Panel Size | 26.7 (W) x 19.26 (H) | mm ² |
| 7* | Panel Thickness | 1.22 ± 0.1 | mm |
| 8 | Module Size | 26.7 (W) x 31.26 (H) x 1.41 (D) | mm ³ |
| 9 | Diagonal A/A size | 0.96 | inch |
| 10 | Module Weight | 1.43 ± 10% | gram |

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



| ITEM | MIN | MAX | UNIT | Condition | Remark |
|------------------------------------|--------|-----|------|--|------------------------------|
| Supply Voltage (V_{DD}) | -0.3 | 4 | V | Ta = 25 ℃ | IC maximum rating |
| Supply Voltage (V _{BAT}) | -0.3 | 5 | V | Ta = 25 ℃ | IC maximum rating |
| Supply Voltage (Vcc) | 8 | 16 | V | Ta = 25 ℃ | IC maximum rating |
| Operating Temp. | -40 | 85 | °C | | |
| Storage Temp | -40 | 85 | °C | | |
| Humidity | - | 85 | % | | |
| Life Time | 27,000 | - | Hrs | 70 cd/m ² , 50% checkerboard | (Charge pump) Note (1) |
| Life Time | 24,000 | - | Hrs | 80 cd/m ² , 50% checkerboard | (Charge pump) Note (2) |
| Life Time | 19,000 | - | Hrs | 100 cd/m ² , 50% checkerboard | (External DC/DC) Note (3) |
| Life Time | 16,000 | - | Hrs | 120 cd/m ² , 50% checkerboard | (External DC/DC) Note (4) |
| Life Time | 13,000 | - | Hrs | 140 cd/m ² , 50% checkerboard | (External DC/DC) Note (5) |

Note:

- (A) Under Vcc = 7V (Charge Pump), Ta = 25 ℃, 50% RH. Vcc = 12V (External DC/DC)
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 70 cd/m² : (Charge Pump)
 - Contrast setting : 0x42
 - Frame rate : 105Hz
 - Duty setting : 1/64
- (2) Setting of 80 cd/m² : (Charge Pump)
 - Contrast setting : 0x66
 - Frame rate : 105Hz
 - Duty setting : 1/64





(3) Setting of 100 cd/m² : (External DC/DC)

- Contrast setting : 0x22
- Frame rate : 105Hz
- Duty setting : 1/64
- (4) Setting of 120 cd/m² : (External DC/DC)
 - Contrast setting : 0x34
 - Frame rate : 105Hz
 - Duty setting : 1/64

(5) Setting of 140 cd/m² : (External DC/DC)

- Contrast setting : 0x44
- Frame rate : 105Hz
- Duty setting : 1/64



6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
|------------------------|---|---|----------------------|-----|---------------------|------|
| V _{CC} | Operating Voltage (Charge Pump) | - | 7 | - | 7.5 | V |
| V _{CC} | Operating Voltage (External DC/DC) | - | 11.5 | 12 | 12.5 | V |
| V_{DD} | Logic Supply Voltage | - | 1.65 | - | 3.3 | V |
| V _{BAT} | Charge Pump Regulator Supply Voltage | - | 3.5 | - | 4.2 | V |
| V _{OH} | High Logic Output Level | I _{OUT} = 100uA, 3.3MHz | 0.9* V _{DD} | - | - | V |
| V _{OL} | Low Logic Output Level | I _{OUT} = 100uA, 3.3MHz | - | - | 0.1*V _{DD} | V |
| V _{IH} | High Logic Input Level | - | 0.8* V _{DD} | - | - | V |
| VIL | Low Logic Input Level | - | - | - | $0.2^{*}V_{DD}$ | V |
| I _{DD, SLEEP} | I _{DD} , Sleep mode Current | V _{DD} = 1.65V~3.3V, V _{CC} = 7V~15V Display OFF, No panel attached | - | - | 10 | uA |
| I _{CC, SLEEP} | I _{CC} , Sleep mode Current | V _{DD} = 1.65V~3.3V, V _{CC} = 7V~15V Display OFF, No panel attached | - | - | 10 | uA |
| I _{CC} | V_{CC} Supply Current $V_{DD} = 2.8V$, $V_{CC} = 12$, IREF =12.5uA, No Panel attached, Display ON, All ON | Contrast – EFh | - | 430 | 780 | uA |
| I _{DD} | V_{DD} Supply Current V_{DD} =2.8V, V_{CC} = 12, IREF =12.5uA , No Panel attached, Display ON, All ON, | | - | 50 | 150 | uA |
| | Segment Output Current, | Contrast=FFh | - | 100 | - | |
| I _{SEG} | V _{DD} = 2.8V, V _{CC} =12V, | Contrast=AFh | - | 69 | - | uA |
| | IREF=12.5uA, Display ON. | Contrast=3Fh | - | 25 | - | |



6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

| PARAMETER | MIN | TYP. | MAX | UNITS | COMMENTS |
|--|--------|------|------|-------------------|-----------------------------------|
| Normal mode current (IBAT) (Charge Pump) | - | 20 | 22 | mA | All pixels on (1) |
| Normal mode current (ICC) (External DC/DC) | - | 9 | 11 | mA | All pixels on (3) |
| Standby mode current(IBAT) (Charge Pump) | - | 3 | 4 | mA | Standby mode 10% pixels on (2) |
| Standby mode current(ICC) (External DC/DC) | - | 2 | 3 | mA | Standby mode 10% pixels on (4) |
| Normal Luminance (Charge Pump) | 70 | 80 | - | cd/m ² | Display Average |
| Normal Luminance (External DC/DC) | 100 | 120 | - | cd/m ² | Display Average |
| Standby Luminance (Charge Pump) | - | 45 | - | cd/m ² | Display Average |
| Standby Luminance (External DC/DC) | - | 60 | - | cd/m ² | Display Average |
| CIEx (White) | 0.28 | 0.32 | 0.36 | | x y (CIE 1021) |
| CIEy (White) | 0.31 | 0.35 | 0.39 | | x, y (OIE 1931) |
| Dark Room Contrast | 2000:1 | | | | |
| Viewing Angle | 160 | | | degree | |
| Response Time | | 10 | | μs | |

(1) Normal mode condition : (Charge Pump)

- Contrast setting : 0x66
- Frame rate : 105Hz
- Duty setting : 1/64
- (2) Standby mode condition : (Charge Pump)
 - Contrast setting : 0x00
 - Frame rate : 105Hz
 - Duty setting : 1/64





(3) Normal mode condition : (External DC/DC)

- Driving Voltage : 12V
- Contrast setting : 0x34
- Frame rate : 105Hz
- Duty setting : 1/64
- (4) Standby mode condition : (External DC/DC)
 - Driving Voltage : 12V
 - Contrast setting : 0x00
 - Frame rate : 105Hz
 - Duty setting : 1/64





7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 11 -

REV.: A02 2012/04/06

This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





7.3 PIN ASSIGNMENTS

| Pin No. | Pin Name | Description |
|---------|----------|--|
| 1 | NC(GND) | Reserved pin. It should be connected to VSS. |
| 2 | C2P | C2P/C2N – Pin for charge pump capacitor; Connect to each other |
| 3 | C2N | with a capacitor. |
| 4 | C1P | C1P/C1N – Pin for charge pump capacitor; Connect to each other |
| 5 | C1N | with a capacitor. |
| 6 | VBAT | Power supply for charge pump regulator circuit. |
| 7 | NC | No connection. |
| 8 | VSS | Ground pin. |
| 9 | VDD | Power supply pin for core logic operation. |
| 10 | BS0 | |
| 11 | BS1 | MCU bus interface selection pins. |
| 12 | BS2 | |
| 13 | CS# | This pin is the chip select input connecting to the MCU. |
| 14 | RES# | This pin is reset signal input. |
| 15 | D/C# | This pin is Data/Command control pin connecting to the MCU. |
| 16 | R/W# | This pin is read / write control input pin connecting to the MCU interface. 8080: data write enable pin; 6800:Read/Write select pin. When serial or I ² C interface is selected, this pin must be connected to VSS. |
| 17 | E/RD# | 8080: data read enable pin; 6800:Read/Write enable pin. When serial or I ² C interface is selected, this pin must be connected to VSS. |
| 18 | D0 | |
| 19 | D1 | These pins are bi-directional data bus connecting to the MCU |
| 20 | D2 | data bus. When serial interface mode is selected, D0 will be the |
| 21 | D3 | serial clock input: SCLK; D1 will be the serial data input: SDIN |
| 22 | D4 | and D2 should be kept NC. When I ² C mode is selected, D2, D1 |
| 23 | D5 | should be tied together and serve as SDAout, SDAin in |
| 24 | D6 | application and D0 is the serial clock input, SCL. |
| 25 | D7 | |
| 26 | IREF | This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS. |
| 27 | VCOMH | COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. |
| 28 | VCC | Power supply for panel driving voltage. |
| 29 | VLSS | Ground pin. |
| 30 | NC(GND) | Reserved pin. It should be connected to VSS. |

^{- 12 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ØRITEK GROUP RiTdisplay Corporation

7.4 GRAPHIC DISPLAY DATA RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

| | | Row re-mapping |
|---------------------|------------|----------------------|
| PAGE0 (COM0-COM7) | Page 0 | PAGE0 (COM 63-COM56) |
| PAGE1 (COM8-COM15) | Page 1 | PAGE1 (COM 55-COM48) |
| PAGE2 (COM16-COM23) | Page 2 | PAGE2 (COM47-COM40) |
| PAGE3 (COM24-COM31) | Page 3 | PAGE3 (COM39-COM32) |
| PAGE4 (COM32-COM39) | Page 4 | PAGE4 (COM31-COM24) |
| PAGE5 (COM40-COM47) | Page 5 | PAGE5 (COM23-COM16) |
| PAGE6 (COM48-COM55) | Page 6 | PAGE6 (COM15-COM8) |
| PAGE7 (COM56-COM63) | Page 7 | PAGE7 (COM 7-COM0) |
| | SEG0SEG127 | • |
| Column re-mapping | SEG127SEG0 | |

GDDRAM pages structure of SSD1306

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.



- Each box represents one bit of image data

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

^{- 13 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





7.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--------------------------------------|--------|-------|-------------------|------|
| t _{cycle} | Clock Cycle Time | 300 | | | ns |
| t _{AS} | Address Setup Time | 10 | | 1270 | ns |
| t _{AH} | Address Hold Time | 0 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 40 | 1.00 | 1941 | ns |
| tDHW | Write Data Hold Time | 7 | - | | ns |
| t _{DHR} | Read Data Hold Time | 20 | 855 | 2.00 | ns |
| toH | Output Disable Time | - | - | 70 | ns |
| tACC | Access Time | 2 | 100 | 140 | ns |
| tPWLR | Read Low Time | 120 | | 200 | ns |
| tPWLW | Write Low Time | 60 | 10.00 | | ns |
| tpwhr | Read High Time | 60 | 100 | 1070 | ns |
| tpwhw | Write High Time | 60 | 100 | 1920 | ns |
| t _R | Rise Time | 94 (H) | 1000 | 40 | ns |
| t _F | Fall Time | | - | 40 | ns |
| t _{cs} | Chip select setup time | 0 | 855 | 31 - 1 | ns |
| t _{CSH} | Chip select hold time to read signal | 0 | - | | ns |
| t _{CSF} | Chip select hold time | 20 | 12 | 12 | ns |

8080-series parallel interface characteristics





- 14 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

www.usmicroproducts.com

800-741-7755

8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON AND OFF SEQUENCE WITH EXTERNAL DC/DC APPLICATION

The following figures illustrate the recommended power ON and power OFF sequence of SSD1306 with external DC/DC application.

Power ON sequence :

- 1. Power ON $V_{\mbox{\scriptsize DD}}$
- 2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t1) ⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then Power ON V_{CC}. ⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).



The Power ON Sequence

Power OFF sequence :

- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC}. $^{(1), (2), (3)}$
- 3. Power OFF V_{DD} after t_{OFF} . ⁽⁵⁾ (where Minimum t_{OFF} =80ms,Typical t_{OFF} =100ms)

The Power OFF Sequence



Note:

- (1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} , V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be disabled when it is OFF
- (3) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- (5) V_{DD} should not be Power OFF before V_{CC} Power OFF.

- 15 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

C) RITEK GROUP RiTdisplay Corporation

8.2 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP APPLICATION

The following figures illustrate the recommended power ON and power OFF sequence of SSD1306 with charge pump application.

Power ON sequence:

- 1. Power ON V_{DD}
- 2. Wait for t_{ON} . Power ON V_{BAT} .^{(1), (2)} (where Minimum t_{ON} =0ms)
- 3. After V_{BAT} become stable, set RES# pin LOW (logic low) for at least 3us (t1) ⁽³⁾ and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then input commands with below sequence:
 - a. 8Dh 14h for enabling charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t_{AF}).

The Power ON Sequence With Charge Pump Application



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V_{BAT} after t_{OFF}. ^{(1), (2)} (Typical t_{OFF}=100ms)
- 4. Power OFF V_{DD} after t_{OFF2}. (where Minimum t_{OFF2}=0ms ⁽⁴⁾, Typical t_{OFF2}=5ms)





Note:

- (1) V_{BAT} should be disabled when it is OFF.
- (2) Power Pins (V_{DD} , V_{BAT}) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t_1 .
- (4) V_{DD} should not be Power OFF before V_{BAT} Power OFF.

- 16 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



8.3 APPLICATION CIRCUIT

(Charge Pump)



Recommended components :

C1 : 2.2uF/25V(0805)

C2,C3,C5,C6 : 1uF/16V (0603)

C4: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

R1:620K ohm (0603) 1%

This circuit is designed for 8080 8-bit interface.





(External DC/DC)



Recommended components :

- C1: 2.2uF/25V(0805)
- C2: 1uF/16V (0603)
- C3: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)
- R1:620K ohm (0603) 1%

This circuit is designed for 8080 8-bit interface.

8.4 COMMAND TABLE

Refer to SSD1306Z2 IC Spec.





9. RELIABILITY TEST CONDITIONS

| No. | Items | Specification | Quantity |
|-----|---|---|----------|
| 1 | High temp. (Non-operation) | 85℃, 240hrs | 5 |
| 2 | High temp. (Operation) | 70 °C, 120hrs | 5 |
| 3 | Low temp. (Operation) | -40℃, 120hrs | 5 |
| 4 | High temp. / High humidity (Operation) | 65 ℃, 90%RH, 120hrs | 5 |
| 5 | Thermal shock (Non-operation) | -40 ℃ ~85 ℃ (-40 ℃ /30min; transit /3min; 85 ℃ /30min; transit /3min) 1cycle: 66min, 100 cycles | 5 |
| 6 | Vibration | Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z | 1 Carton |
| 7 | Drop | Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1 | 1 Carton |
| 8 | ESD (Non-operation) | Air discharge model, ±8kV, 10 times | 5 |

Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

^{- 19 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



10. EXTERNAL DIMENSION



- 20 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.







Suggested PCB mounting dimensions



- 21 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{© RITEK GROUP} **RiTdisplay Corporation**

11. PACKING SPECIFICATION



- 22 -

REV.: A02 2012/04/06

This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





12. OUTGOING INSPECTION PROVISION

SAMPLING METHOD

- (1) ANSI-ASQ-Z1.4 (MIL-STD-105E)/inspection level II/normal inspection/single sample inspection
- (2) AQL: Major 0.65; Minor 1.0

INSPECTION CONDITION

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

Temperature: 25±5 ℃

Humidity: 50±10%R.H.

Pressure: 860~1060hPa (mbar)

Distance between the panel and eyes of the inspector \geq 30cm

SPECIFICATION FOR QUALITY CHECK

i. DEFECT CLASSIFICATION

| Severity | Inspection Item | Defect | Remark |
|-----------------|-----------------|---------------------------|------------|
| Major | 1. Panel | (1) Non-displaying | |
| Defect | | (2) Line defects | |
| | | (3) Malfunction | |
| | | (4) Glass cracked | |
| | 2. Film | (1) Film dimension out of | Can not be |
| | | specification | assembled |
| | 3. Dimension | (1) Outline dimension out | |
| | | of specification | |
| Minor Defect | 1. Panel | (1) Glass scratch | |
| | | (2) Glass cutting NG | |
| | | (3) Glass chip | |
| | 2. Polarizer | (1) Polarizer scratch | |
| | | (2) Stains on surface | |
| | | (3) Polarizer bubbles | Appearance |
| | 3. Displaying | (1) Dim spot 🕤 | defect |
| | | Bright spot < dust | |
| | 4. Film | (1) Damage | |
| | | (2) Foreign material | |
| | 5. Silicon glue | (1) Lack of glue | |

^{- 23 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





US Micro Products Electronic Products for the OEM

ii. OUTGOING SPECIFICATION

| Item | Description | Criterion | AQL |
|-------------|------------------|---|-------|
| I. Panel | 1. Glass scratch | $\begin{array}{ c c c c c } \hline Width (mm) & Length (mm) & number of \\ & & pieces \\ permitted \\ \hline W \leq 0.04 & Ignore & Ignore \\ 0.04 < W \leq 0.06 & L \leq 4 & 3 \\ 0.06 < W & & None \\ beyond A.A. & & Ignore \\ \hline \end{array}$ | Minor |
| | 2. Glass crack | (1) Crack Propagation crack is not acceptable. | Major |
| | 3. Glass chip | (1) Chip on corner (mm) $x \leq 1.5$ $y \leq 2.0$ $z \leq t$ | Minor |
| | | (2) Chip on edge (mm) $X \leq 3.0$ $Y \leq 1.0$ $Z \leq t$ | Minor |
| | 4. Dimension | Note: 1. t = glass thickness 2. Chip on the corner extending into the ITO contact is not acceptable. 3. Chip on the corner is not acceptable when it extends into the seal or makes the seal exposure. Refer to the drawing of the spec | Major |

- 24 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

USMP-P25303





US Micro Products Electronic Products for the OEM

| Item | Description | Criteria | AQL | |
|--------------------|--|--|-------|--|
| II. Polarizer | 1.Scratch | Spot type in accordance with the criteria of "Item II-3. Polarizer bubble". Line type in accordance with the criteria of "Item I-1. Glass scratch". | Minor | |
| | 2. Stains on surface | Stains cannot be removed even when wiped lightly with a soft cloth or similar cleaning. | Minor | |
| | 3. Polarizer bubble | (mm) Size number of pieces permitted | Minor | |
| | | Φ \leq 0.2 Ignore 0.2<Φ \leq 0.5 2 0.5<Φ | | |
| | | beyond A.A. Ignore | | |
| III. Displaying | 1. Power consumption | The module operating current consumption should not go beyond the standard indicated in Product Specification | Major | |
| | 2. Pixel size | The tolerance of display pixel dimension should be within ±25% of specification. | Minor | |
| | 3. Color | Refer to the product specification. | Major | |
| | 4. Luminance | uminance Refer to the product specification. | | |
| | 5. Dimming spot Lighting spot Dust | 1. average number of diameter D:(mm) pieces permitted $D \leq 0.1$ Ignore $0.1 < D \leq 0.25$ 3 | Minor | |
| | | 0.25< D 0 | | |
| | | beyond A.A. Ignore | | |
| | | D=(long diameter + short diameter)/2. Pixel off is not allowed. | | |
| | | 2. | Minor | |
| | | width(mm) length(mm) number of W L pieces permitted | | |
| | | W ≤ 0.04 Ignore Ignore | | |
| | | $0.04 \le W \le 0.06$ L ≤ 4 3 | | |
| | | 0.06< W None | | |
| | | | | |
| | | | | |

- 25 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

USMP-P25303





US Micro Products Electronic Products for the OEM

| Item | Description | Criteria | AQL |
|-----------------------|------------------------|--|-------|
| IV. Film | 1. Dimension | Film dimension out of Spec. | Major |
| | 2. Damage | Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable. | Minor |
| | 3. Foreign material | Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable. | Minor |
| V. Silicon glue | 1. Lack of glue | Silicon glue shrinking from glass edge greater than 1.0mm is not acceptable. | Minor |

- 26 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





13. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



Figure 2: Response time

^{- 27 -} REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.



Figure 3: Viewing Angle

- 28 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





APPENDIX 2: MEASUREMENT APPARATUS

A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer

B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510







C. ESD ON AIR DISCHARGE MODE



- 30 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 31 - REV.: A02 2012/04/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.