

2-Port SS/HS USB Controller Hub

Highlights

- USB Hub Feature Controller IC with 2 USB 3.2 Gen 1 / USB 2.0 downstream ports
- USB-IF Battery Charger revision 1.2 support on up & downstream ports (DCP, CDP, SDP)
- · USB Link Power Management (LPM) support
- Enhanced OEM configuration options available through either OTP or SPI ROM
- USB-IF certified (TID 330000076), supporting latest Engineering Change Notices for compliance with USB-IF logo testing for new USB Type-C[®] industry initiative
 - Header Packet Timer (TD7.9, TD7.11, TD7.26)
 - Power Management Timer (TD7.18, TD7.20, TD7.23)
 - Unacknowledged Connect and Remote Wake Test Failure (TD10.25)
- Available in 56-pin (7 x 7 mm) VQFN lead-free, RoHS compliant package
- Commercial and industrial grade temperature support
- Configuration Straps: Predefined configuration of system level functions

Target Applications

- · Standalone USB Hubs
- Laptop Docks
- PC Motherboards
- · PC Monitor Docks
- · Multi-function USB 3.2 Gen 1 Peripherals

Key Benefits

- USB 3.2 Gen 1 compliant 5 Gbps, 480 Mbps, 12 Mbps and 1.5 Mbps operation
 - 5 V tolerant USB 2.0 pins
 - 1.32 V tolerant USB 3.2 Gen 1 pins
 - Integrated termination & pull-up/pull-down resistors
- Supports per port battery charging of most popular battery powered devices
 - USB-IF Battery Charging rev. 1.2 support (DCP, CDP, SDP)
 - Apple[®] portable product charger emulation
 - Chinese YD/T 1591-2006 charger emulation
 - Chinese YD/T 1591-2009 charger emulation
 - European Union universal mobile charger support
 - Support for Microchip USC100x family of battery charging controllers
 - Supports additional portable devices
- · Smart port controller operation
 - Firmware handling of companion port controllers
- · On-chip microcontroller
 - Manages I/Os, VBUS, and other signals
- 8 KB RAM, 64 KB ROM
- 8 KB One Time Programmable (OTP) ROM
 - Includes on-chip charge pump
- Configuration programming via OTP ROM, SPI ROM, or SMBus
- PortSwap
 - Configurable differential intro-pair signal swapping
- PHYBoost[™]
 - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense[™]
 - Programmable USB receiver sensitivity
- Compatible with Microsoft Windows 8, 7, XP, Apple OS X 10.4+, and Linux hub drivers
- Optimized for low-power operation and low thermal dissipation
- Package
 - 56-pin VQFN (7 x 7 mm)
- Environmental
 - 3 kV HBM JESD22-A114F ESD protection
 - Commercial temperature range (0°C to +70°C)
 - Industrial temperature range (-40°C to +85°C)

 $^{^{\}ast}$ USB Type-C $^{\!0}$ and USB-C $^{\!0}$ are trademarks of USB Implementation Forum.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Documentation

To obtain the most up-to-date version of this documentation, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 Preface	4
2.0 Introduction	6
3.0 Pin Description and Configuration	
4.0 Device Connections	
5.0 Modes of Operation	20
6.0 Device Configuration	23
7.0 Device Interfaces	24
8.0 Functional Descriptions	25
9.0 Compliance Update	30
10.0 Operational Characteristics	31
11.0 Package Information	40

1.0 PREFACE

1.1 General Terms

TABLE 1-1: GENERAL TERMS

Term	Description
ADC	Analog-to-Digital Converter
Byte	8 bits
CDC	Communication Device Class
CSR	Control and Status Registers
DWORD	32 bits
EOP	End of Packet
EP	Endpoint
FIFO	First In First Out buffer
FS	Full-Speed
FSM	Finite State Machine
GPIO	General Purpose I/O
HS	Hi-Speed
HSOS	High Speed Over Sampling
Hub Feature Controller	The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session.
I ² C	Inter-Integrated Circuit
LS	Low-Speed
Isb	Least Significant Bit
LSB	Least Significant Byte
msb	Most Significant Bit
MSB	Most Significant Byte
N/A	Not Applicable
NC	No Connect
OTP	One Time Programmable
РСВ	Printed Circuit Board
PCS	Physical Coding Sublayer
PHY	Physical Layer
PLL	Phase Lock Loop
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.
SDK	Software Development Kit
SMBus	System Management Bus
UUID	Universally Unique IDentifier
WORD	16 bits

1.2 Reference Documents

- UNICODE UTF-16LE For String Descriptors USB Engineering Change Notice, December 29th, 2004, http:// www.usb.org
- 2. Universal Serial Bus Revision 3.2 Specification, http://www.usb.org/developers/docs/
- 3. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 4. L²C-Bus Specification, Version 1.1, http://www.nxp.com
- 5. System Management Bus Specification, Version 1.0, http://smbus.org/specs

2.0 INTRODUCTION

2.1 General Description

The Microchip USB5742B hub is low-power, OEM configurable, USB 3.2 Gen 1 hub feature controller with 2 down-stream ports and advanced features for embedded USB applications. The USB5742B is fully compliant with the *Universal Serial Bus Revision 3.2 Specification* and *USB 2.0 Link Power Management Addendum*. The USB5742B supports 5 Gbps SuperSpeed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream devices on all enabled downstream ports.

The USB5742B supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub feature controller that is the culmination of five generations of Microchip hub feature controller design and experience with proven reliability, interoperability, and device compatibility. The SuperSpeed hub feature controller operates in parallel with the USB 2.0 controller, decoupling the 5 Gbps SS data transfers from bottlenecks due to the slower USB 2.0 traffic.


The USB5742B supports downstream battery charging. The USB5742B integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB5742B provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- · DCP: Dedicated Charging Port (Power brick with no data)
- CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

Additionally, the USB5742B includes many powerful and unique features such as:

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in a compromised system environment



VariSense, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

The USB5742B can be configured for operation through internal default settings. Custom OEM configurations are supported through external SPI ROM or OTP ROM. All port control signal pins are under firmware control in order to allow for maximum operational flexibility, and are available as GPIOs for customer specific use.

The USB5742B is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature range. An internal block diagram of the USB5742B is shown in Figure 2-1.


SPI/SMBus Reset & 8051 Boot Seq. USB2.0 PHY Downstream USB Port 2 APB Bus & Hub I/O Registers **USB 2.0 Hub Controller** Buffer HS/FS/LS Routing Logic Downstream RX SS bus 64k ROM Embedded 8k RAM 8051 µC Downstream TX SS bus VBUS Control USB2.0 PHY Port 1 Registers & Hub I/O Downstream USB PHY USB 3.2 Gen 1 Hub Controller Upstream USB Port 0 SS PHY ž Buffer SS PHY SS PHY Common Block & PLL

FIGURE 2-1: INTERNAL BLOCK DIAGRAM

3.0 PIN DESCRIPTION AND CONFIGURATION

3.1 Pin Assignments

FIGURE 3-1: 56-VQFN PIN ASSIGNMENTS



Note 1: Configuration straps are identified by an underlined symbol name. Signals that function as configurations traps must be augmented with an external resistor when connected to a load. Refer to Section 3.4, "Configuration Straps and Programmable Functions" for additional information.

Table 3-1 details the package pin assignments in table format.

TABLE 3-1: 56-VQFN PIN ASSIGNMENTS

Pin Num.	Pin Name	Reset State	Pin Num.	Pin Name	Reset State
1	USB2DN_DP1/PRT_DIS_P1	PD-15k	29	NC	Z
2	USB2DN_DM1/PRT_DIS_M1	PD-15k	30	NC	Z
3	USB3DN_TXDP1	Z	31	VDD33	A/P
4	USB3DN_TXDM1	Z	32	GPIO20/ <u>GANG_PWR</u>	PD-50k
5	VDD12	A/P	33	VDD12	A/P
6	USB3DN_RXDP1	Z	34	GPIO19	PD-50k
7	USB3DN_RXDM1	Z	35	PRT_CTL2	PD-50k
8	USB2DN_DP2/PRT_DIS_P2	PD-15k	36	PRT_CTL1	PD-50k
9	USB2DN_DM2/PRT_DIS_M2	PD-15k	37	VBUS_DET	Z
10	USB3DN_TXDP2	Z	38	SPI_CLK/SMCLK	Z
11	USB3DN_TXDM2	Z	39	SPI_DO/SMDAT	PD-50k
12	VDD12	A/P	40	SPI_DI/ <u>CFG_BC_EN</u>	Z
13	USB3DN_RXDP2	Z	41	SPI_CE_N/ <u>CFG_NON_REM</u>	PU-50k
14	USB3DN_RXDM2	Z	42	RESET_N	R
15	VDD12	A/P	43	VDD12	A/P
16	VDD33	A/P	44	VDD33	A/P
17	NC	Z	45	USB2UP_DP	PD-1M
18	NC	Z	46	USB2UP_DM	PD-1M
19	NC	Z	47	USB3UP_TXDP	Z
20	NC	Z	48	USB3UP_TXDM	Z
21	VDD12	A/P	49	VDD12	A/P
22	NC	Z	50	USB3UP_RXDP	Z
23	NC	Z	51	USB3UP_RXDM	Z
24	NC	Z	52	ATEST	Z
25	NC	Z	53	XTALO	A/P
26	NC	Z	54	XTALI/CLK_IN	A/P
27	NC	Z	55	VDD33	A/P
28	VDD12	A/P	56	RBIAS	A/P

The pin reset state definitions are detailed in Table 3-2.

TABLE 3-2: PIN RESET STATE LEGEND

Symbol	Description
A/P	Analog/Power Input
R	Reset Control Input
Z	Hardware disables output driver (high impedance)
PU-50k	Hardware enables internal 50kΩ pull-up
PD-50k	Hardware enables internal $50 k\Omega$ pull-down
PD-15k	Hardware enables internal 15kΩ pull-down
PD-1M	Hardware enables internal 1M pull-down

3.2 Pin Descriptions

This section contains descriptions of the various USB5742B pins. This pin descriptions have been broken into functional groups as follows:

- USB 3.2 Gen 1 Pin Descriptions
- USB 2.0 Pin Descriptions
- · USB Port Control Pin Descriptions
- · SPI/SMBus Pin Descriptions
- · Miscellaneous Pin Descriptions
- · Power and Ground Pin Descriptions

The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "Active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive




TABLE 3-3: USB 3.2 GEN 1 PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
1	USB3UP_TXDP	IO-U	USB 3.2 Gen 1 upstream SuperSpeed transmit data plus.
1	USB3UP_TXDM	IO-U	USB 3.2 Gen 1 upstream SuperSpeed transmit data minus.
1	USB3UP_RXDP	IO-U	USB 3.2 Gen 1 upstream SuperSpeed receive data plus.
1	USB3UP_RXDM	IO-U	USB 3.2 Gen 1 upstream SuperSpeed receive data minus.
2	USBDN_TXDP[2:1]	IO-U	USB 3.2 Gen 1 downstream ports 2-1 SuperSpeed transmit data plus. Note: If unused, leave floating.
2	USBDN_TXDM[2:1]	IO-U	USB 3.2 Gen 1 downstream ports 2-1 SuperSpeed transmit data minus. Note: If unused, leave floating.
2	USBDN_RXDP[2:1]	IO-U	USB 3.2 Gen 1 downstream ports 2-1 SuperSpeed receive data plus. Note: If unused, leave floating.
2	USBDN_RXDM[2:1]	IO-U	USB 3.2 Gen 1 downstream ports 2-1 SuperSpeed receive data minus. Note: If unused, leave floating.

TABLE 3-4: USB 2.0 PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
1	USB2UP_DP	IO-U	USB 2.0 upstream data plus (D+).
1	USB2UP_DM	IO-U	USB 2.0 upstream data minus (D-).
	USB2DN_DP[2:1]	IO-U	USB 2.0 downstream ports 2-1 data plus (D+).
2	<u>PRT_DIS_P[2:1]</u>	ı	Port 2-1 D+ Disable Configuration Strap. These configuration straps are used in conjunction with the corresponding PRT_DIS_M[2:1] straps to disable the related port (2-1). Refer to Section 3.4.2, "Port Disable Configuration (PRT_DIS_P[2:1] / PRT_DIS_M[2:1])" for more information. See Note 2.
	USB2DN_DM[2:1]	IO-U	USB 2.0 downstream ports 2-1 data minus (D-).
2	PRT_DIS_M[2:1]	I	Port 2-1 D- Disable Configuration Strap. These configuration straps are used in conjunction with the corresponding PRT_DIS_P[2:1] straps to disable the related port (2-1). Refer to Section 3.4.2, "Port Disable Configuration (PRT_DIS_P[2:1] / PRT_DIS_M[2:1])" for more information. See Note 2.

TABLE 3-4: USB 2.0 PIN DESCRIPTIONS (CONTINUED)

Num Pins	Symbol	Buffer Type	Description
1	VBUS_DET	IS	This signal detects the state of the upstream bus power. When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider (50 k Ω by 100 k Ω) to provide 3.3 V. For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V. In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.
	GPIO16	I/O6	General purpose input/output 16.

Note 2: Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configurations traps must be augmented with an external resistor when connected to a load. Refer to Section 3.4, "Configuration Straps and Programmable Functions" for additional information.

TABLE 3-5: USB PORT CONTROL PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
			Port 1 Power Enable / Overcurrent Sense.
	1 PRT_CTL1		Note: If unused, leave floating.
1		(PU)	As an output, this signal is an active high control signal used to enable power to the downstream port 1. As an input, this signal indicates an overcurrent condition from an external current monitor on USB port 1.
			Port 2 Power Enable / Overcurrent Sense.
	1 PRT_CTL2		Note: If unused, leave floating.
1		(PU)	As an output, this signal is an active high control signal used to enable power to the downstream port 2. As an input, this signal indicates an overcurrent condition from an external current monitor on USB port 2.

TABLE 3-6: SPI/SMBUS PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
	SPI_CE_N	012	Active low SPI chip enable output.
	GPIO7	I/O12	General purpose input/output 7.
1	CFG_NON_REM	I	Non-Removable Port Configuration Strap. This configuration strap is used to configure the number of non-removable ports. Refer to Section 3.4.3, "Non-Removable Port Configuration (CFG_NON_REM)" for more information. See Note 3.
	SPI_CLK	O6	SPI clock output to the serial ROM, when configured for SPI operation.
1	SMCLK	OD12	SMBus clock pin, when configured for SMBus slave operation.
	GPIO4	I/O6	General purpose input/output 4.
	SPI_DO	O6	SPI data output, when configured for SPI operation.
1	SMDAT	I/O12	SMBus data pin, when configured for SMBus slave operation.
	GPIO5	I/O6	General purpose input/output 5.
	SPI_DI	IS	SPI data input, when configured for SPI operation.
	GPIO9	I/O12	General purpose input/output 9.
1	CFG_BC_EN	I	Battery Charging Configuration Strap. This configuration strap is used to enable battery charging. Refer to Section 3.4.4, "Battery Charging Configuration (CFG_BC_EN)" for more information. See Note 3.

Note 3: Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configurations traps must be augmented with an external resistor when connected to a load. Refer to Section 3.4, "Configuration Straps and Programmable Functions" for additional information.

TABLE 3-7: MISCELLANEOUS PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
1	RESET_N	IS	The RESET_N pin puts the device into Reset Mode.
	XTALI	ICLK	External 25 MHz crystal input
1	CLK_IN	ICLK	External reference clock input. The device may alternatively be driven by a single-ended clock oscillator. When this method is used, XTALO should be left unconnected.
1	XTALO	OCLK	External 25 MHz crystal output
1	RBIAS	Al	A 12.0 k Ω (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.
1	ATEST	AI	Analog test pin. This signal is used for test purposes and must always be connected to ground.
1	GPIO19	I/O6	General purpose input/output 19.
	GPIO20	I/O6	General purpose input/output 20.
1	GANG_PWR	l (PU)	When pulled high enables gang mode. Gang power pin when used in gang mode.
12	NC	-	No Connect. These pins must be left unconnected for proper operation.

TABLE 3-8: POWER AND GROUND PIN DESCRIPTIONS

Num Pins	Symbol	Buffer Type	Description
4	VDD33	Р	+3.3 V power and internal regulator input Refer to Section 4.1, "Power Connections" for power connection information.
8	VDD12	Р	+1.2 V core power Refer to Section 4.1, "Power Connections" for power connection information.
Pad	VSS	Р	Common ground. This exposed pad must be connected to the ground plane with a via array.

3.3 Buffer Types

TABLE 3-9: BUFFER TYPES

Buffer Type	Description
I	Input
IS	Schmitt-triggered input
O6	Output with 6 mA sink and 6 mA source
O12	Output with 12 mA sink and 12 mA source
OD12	Open-drain output with 12 mA sink
PU	50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
IO-U	Analog input/output as defined in USB specification
Al	Analog input
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
Р	Power pin

Note: Refer to Section 10.5, "DC Specifications" for individual buffer DC electrical characteristics.

3.4 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (RESET_N) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

Note:

The system designer must guarantee that configuration straps meet the timing requirements specified in Section 10.6.2, "Power-On and Configuration Strap Timing," on page 35 and Section 10.6.3, "Reset and Configuration Strap Timing," on page 36. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

3.4.1 SPI/SMBUS CONFIGURATION

The SPI/SMBus pins can be configured into one of two functional modes:

- · SPI Mode
- · SMBus Slave Mode

If 10 k Ω pull-up resistors are detected on SPI_DO and SPI_CLK, the SPI/SMBus pins are configured into SMBus Slave Mode. If no pull-ups or pull-downs are detected on SPI_DO and SPI_CLK, the SPI/SMBus pins are first configured into SPI Mode. The strap settings for these supported modes are detailed in Table 3-10. The individual pin function assignments for each mode are detailed in Table 3-11. For additional device connection information, refer to Section 4.0, "Device Connections".

TABLE 3-10: SPI/SMBUS MODE CONFIGURATION SETTINGS

Pin	SPI Mode (Note 4)	SMBus Slave Mode	
39 (SPI_DO)	No pull-up/down	10 kΩ pull-up	
38 (SPI_CLK)	No pull-up/down	10 kΩ pull-up	

Note 4: In order to use the SPI interface, an SPI ROM containing a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA must be present. Refer to Section 7.1, "SPI Master Interface" for additional information.

TABLE 3-11: SPI/SMBUS MODE PIN ASSIGNMENTS

Pin	SPI Mode	SMBus Slave Mode
41	SPI_CE_N	CFG_NON_REM
40	SPI_DI	<u>CFG_BC_EN</u>
39	SPI_DO	SMDAT
38	SPI_CLK	SMCLK

3.4.2 PORT DISABLE CONFIGURATION (PRT_DIS_P[2:1] / PRT_DIS_M[2:1])

The PRT_DIS_P[2:1] and PRT_DIS_M[2:1] configuration straps are used in conjunction to disable the related port (2-1).

For \underline{PRT} \underline{DIS} \underline{Px} (where x is the corresponding port 2-1):

0 = Port x D+ Enabled

1 = Port x D+ Disabled

For <u>PRT DIS Mx</u> (where x is the corresponding port 2-1):

0 = Port x D- Enabled

1 = Port x D- Disabled

Note: Both <u>PRT_DIS_Px</u> and <u>PRT_DIS_Mx</u> (where *x* is the corresponding port) must be tied to 3.3 V to disable the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.2 Gen 1 port.

3.4.3 NON-REMOVABLE PORT CONFIGURATION (CFG NON REM)

The <u>CFG_NON_REM</u> configuration strap is used to configure the non-removable port settings of the device to one of three settings. These modes are selected by the configuration of an external resistor on the <u>CFG_NON_REM</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, and 10 k Ω pull-down, as shown in Table 3-12.

TABLE 3-12: CFG_NON_REM RESISTOR ENCODING

CFG_NON_REM Resistor Value	Setting
200 kΩ Pull-Down	All ports removable
200 kΩ Pull-Up	Port 1 non-removable
10 kΩ Pull-Down	Port 1, 2 non-removable

3.4.4 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG_BC_EN</u> configuration strap is used to configure the battery charging port settings of the device to one of three settings. These modes are selected by the configuration of an external resistor on the <u>CFG_BC_EN</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, and 10 k Ω pull-down, as shown in Table 3-13.

TABLE 3-13: CFG_BC_EN RESISTOR ENCODING


<u>CFG_BC_EN</u> Resistor Value	Setting
200 kΩ Pull-Down	No battery charging
200 kΩ Pull-Up	Port 1 battery charging
10 kΩ Pull-Down	Port 1, 2 battery charging

4.0 DEVICE CONNECTIONS

4.1 Power Connections

Figure 4-1 illustrates the device power connections.


FIGURE 4-1: POWER CONNECTIONS



4.2 SPI ROM Connections

Figure 4-2 illustrates the device SPI ROM connections. Refer to Section 7.1, "SPI Master Interface," on page 24 for additional information on this device interface.


FIGURE 4-2: SPI ROM CONNECTIONS



4.3 SMBus Slave Connections

Figure 4-3 illustrates the device SMBus slave connections. Refer to Section 7.2, "SMBus Slave Interface," on page 24 for additional information on this device interface.

FIGURE 4-3: SMBUS SLAVE CONNECTIONS



5.0 MODES OF OPERATION


The device provides two main modes of operation: Standby Mode and Hub Mode. These modes are controlled via the RESET_N pin, as shown in Table 5-1.

TABLE 5-1: MODES OF OPERATION

RESET_N Input	Summary
0	Standby Mode : This is the lowest power mode of the device. No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance and the PLL is halted. Refer to Section 8.2.2, "External Chip Reset (RESET_N)" for additional information on RESET_N.
1	Hub (Normal) Mode : The device operates as a configurable USB hub with battery charger detection. This mode has various sub-modes of operation, as detailed in Figure 5-1. Power consumption is based on the number of active ports, their speed, and amount of data received.

The flowchart in Figure 5-1 details the modes of operation and details how the device traverses through the Hub Mode stages (shown in bold). The remaining sub-sections provide more detail on each stage of operation.

FIGURE 5-1: HUB MODE FLOWCHART



5.1 Boot Sequence

5.1.1 STANDBY MODE

If the RESET_N pin is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all downstream ports are disabled, the USB data pins are held in a high-impedance state, all transactions immediately terminate (no states saved), all internal registers return to their default state, the PLL is halted, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET_N is negated high.

5.1.2 SPI INITIALIZATION STAGE (SPI_INIT)

The first stage, the initialization stage, occurs on the deassertion of RESET_N. In this stage, the internal logic is reset, the PLL locks if a valid clock is supplied, and the configuration registers are initialized to their default state. The internal firmware then checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM (CFG_RD stage).

When using an external SPI ROM, a 1 Mbit, 60 MHz or faster ROM must be used. Both 1- and 2-bit SPI operation are supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMs are also supported.

If the system is not strapped for SPI Mode, code execution will continue from internal ROM (CFG_RD stage).

5.1.3 CONFIGURATION READ STAGE (CFG_RD)

In this stage, the internal firmware loads the default values from the internal ROM and then uses the configuration strapping options to override the default values. Refer to Section 3.4, "Configuration Straps and Programmable Functions" for information on usage of the various device configuration straps.

5.1.4 STRAP READ STAGE (STRAP)

In this stage, the firmware registers the configuration strap settings on the SPI_DO and SPI_CLK pins. Refer to Section 3.4.1, "SPI/SMBus Configuration" for information on configuring these straps. If configured for SMBus Slave Mode, the next state will be SOC CFG. Otherwise, the next state is OTP CFG.

5.1.5 SOC CONFIGURATION STAGE (SOC_CFG)

In this stage, the SOC can modify any of the default configuration settings specified in the integrated ROM, such as USB device descriptors and port electrical settings.

There is no time limit on this mode. In this stage the firmware will wait indefinitely for the SMBus/I²C configuration. When the SOC has completed configuring the device, it must write to register 0xFF to end the configuration.

5.1.6 OTP CONFIGURATION STAGE (OTP_CFG)

Once the SOC has indicated that it is done with configuration, all configuration data is combined in this stage. The default data, the SOC configuration data, and the OTP data are all combined in the firmware and the device is programmed.

After the device is fully configured, it will go idle and then into suspend if there is no VBUS or Hub.Connect present. Once VBUS is present, and battery charging is enabled, the device will transition to the Battery Charger Detection Stage. If VBUS is present, and battery charging is not enabled, the device will transition to the Connect stage.

5.1.7 HUB CONNECT STAGE (HUB.CONNECT)

Once the CHGDET stage is completed, the device enters the Hub Connect stage. USB connect can be initiated by asserting the VBUS pin function high. The device will remain in the Hub Connect stage indefinitely until the VBUS pin function is deasserted.

5.1.8 NORMAL MODE

Lastly, the hub enters Normal Mode of operation. In this stage full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system.

If RESET_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated hub stages. Asserting a soft disconnect on the upstream port will cause the hub to return to the Hub.Connect stage until the soft disconnect is negated.

6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, Pro-Touch, for configuring the USB5742B functions, registers and OTP memory. All configuration is to be performed via the Pro-Touch programming tool. For additional information on the Pro-Touch programming tool, refer to the Software Libraries within the Microchip USB5742B product page at www.microchip.com/USB5742B.

Note: Device configuration straps and programmable pins are detailed in Section 3.4, "Configuration Straps and Programmable Functions," on page 16.

Refer to Section 7.0, "Device Interfaces" for detailed information on each device interface.

6.1 Customer Accessible Functions

The following USB or SMBus accessible functions are available to the customer via the Pro-Touch Programming Tool.

Note: For additional programming details, refer to the Pro-Touch programming tool.

6.1.1 USB ACCESSIBLE FUNCTIONS

6.1.1.1 OTP Access over USB

The OTP ROM in the device is accessible via the USB bus. All OTP parameters can be modified to the USB Host. The OTP operates in Single Ended mode. For more information, refer to the Microchip USB5742B product page and SDK at www.microchip.com/USB5742B

6.1.1.2 Battery Charging Access over USB

The Battery charging behavior of the device can be dynamically changed by the USB Host when something other than the preprogrammed or OTP programmed behavior is desired. For more information, refer to the Microchip USB5742B product page and SDK at www.microchip.com/USB5742B

6.1.2 SMBUS ACCESSIBLE FUNCTIONS

OTP access and configuration of specific device functions are possible via the USB5742B SMBus. All OTP parameters can be modified via the SMBus Host. The OTP can be programmed to operate in Single-Ended, Differential, Redundant, or Differential Redundant mode, depending on the level of reliability required. For more information, refer to AN1903 - "Configuration Options for the USB5734 and USB5744" application note at www.microchip.com/AN1903.

7.0 DEVICE INTERFACES

The USB5742B provides multiple interfaces for configuration and external memory access. This section details the various device interfaces and their usage:

- · SPI Master Interface
- · SMBus Slave Interface

Note: For details on how to enable each interface, refer to Section 3.4.1, "SPI/SMBus Configuration".

For information on device connections, refer to Section 4.0, "Device Connections". For information on device configuration, refer to Section 6.0, "Device Configuration".

Microchip provides a comprehensive software programming tool, Pro-Touch, for configuring the USB5742B functions, registers and OTP memory. All configuration is to be performed via the Pro-Touch programming tool. For additional information on the Pro-Touch programming tool, refer to Software Libraries within Microchip USB5742B product page at www.microchip.com/USB5742B.

7.1 SPI Master Interface

The device is capable of code execution from an external SPI ROM. When configured for SPI Mode, on power up the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM.

Note: For SPI timing information, refer to Section 10.6.7, "SPI Timing".

7.2 SMBus Slave Interface

The device includes an integrated SMBus slave interface, which can be used to access internal device run time registers or program the internal OTP memory. SMBus slave detection is accomplished by detection of pull-up resistors on both the SMDAT and SMCLK signals. Refer to Section 3.4.1, "SPI/SMBus Configuration" for additional information.

Note: All device configuration must be performed via the Pro-Touch Programming Tool. For additional information on the Pro-Touch programming tool, refer to Software Libraries within Microchip USB5742B product page at www.microchip.com/USB5742B.

8.0 FUNCTIONAL DESCRIPTIONS


This section details various USB5742B functions, including:

- · Downstream Battery Charging
- Resets
- · Link Power Management (LPM)
- · Port Control Interface

8.1 Downstream Battery Charging

The device can be configured by an OEM to have any of the downstream ports support battery charging. The hub's role in battery charging is to provide acknowledgment to a device's query as to whether the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided externally by the OEM.

FIGURE 8-1: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply from the device. This indication, via the PRT_CTL[2:1] pins, is on a per port basis. For example, the OEM can configure two ports to support battery charging through high current power FETs and leave the other two ports as standard USB ports.

For additional information, refer to the Microchip USB5742B Battery Charging application note on the Microchip.com USB5742B product page at www.microchip.com/USB5742B.

8.2 Resets

The device includes the following chip-level reset sources:

- Power-On Reset (POR)
- External Chip Reset (RESET_N)
- USB Bus Reset

8.2.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 10.6.2, "Power-On and Configuration Strap Timing," on page 35.

8.2.2 EXTERNAL CHIP RESET (RESET_N)

A valid hardware reset is defined as assertion of **RESET_N**, after all power supplies are within operating range, per the specifications in Section 10.6.3, "Reset and Configuration Strap Timing," on page 36. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- 5. The PLL is halted.

Note: All power supplies must have reached the operating levels mandated in Section 10.2, "Operating Conditions**," on page 31, prior to (or coincident with) the assertion of RESET_N.

8.2.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

Note: The device does not propagate the upstream USB reset to downstream devices.

- 1. Sets default address to 0.
- 2. Sets configuration to Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with the USB Specification for behavior after completion of a reset sequence.

The host then configures the device in accordance with the USB Specification.

8.3 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1.

TABLE 8-1: LPM STATE DEFINITIONS

State	Description	Entry/Exit Time to L0
L2	Suspend	Entry: ~3 ms Exit: ~2 ms (from start of RESUME)
L1	Sleep	Entry: <10 us Exit: <50 us
LO	Fully Enabled (On)	-

8.4 Port Control Interface

Port power and over-current sense share the same pin (PRT_CTLx) for each port. These functions can be controlled directly from the USB hub, or via the processor.

The device can be configured into the following port control modes:

- · Ganged Mode
- · Combined Mode

Port connection in various modes are detailed in the following subsections.

8.4.1 PORT CONNECTION IN GANGED MODE


In this mode, one pin (GANG PWR) is used to control port power and over-current sensing.

8.4.2 PORT CONNECTION IN COMBINED MODE

8.4.2.1 Port Power Control using USB Power Switch

When operating in combined mode, the device will have one port power control and over-current sense pin for each downstream port. When disabling port power, the driver will actively drive a '0'. To avoid unnecessary power dissipation, the pull-up resistor will be disabled at that time. When port power is enabled, it will disable the output driver and enable the pull-up resistor, making it an open drain output. If there is an over-current situation, the USB Power Switch will assert the open drain OCS signal. The Schmidt trigger input will recognize that as a low. The open drain output does not interfere. The over-current sense filter handles the transient conditions such as low voltage while the device is powering up.

FIGURE 8-2: PORT POWER CONTROL WITH USB POWER SWITCH



When the port is enabled, the PRT_CTLx pin input is constantly sampled. Overcurrent events can be detected in one of two ways:

- Single, continuous low pulse (consecutive low samples over t_{ocs_single}), as shown in Figure 8-3.
- Two short low pulses within a rolling window (two groupings of 1 or more low samples over t_{ocs_double}), as shown in Figure 8-4.

FIGURE 8-3: SINGLE LOW PULSE OVERCURRENT DETECTION




FIGURE 8-4: DOUBLE LOW PULSE OVERCURRENT DETECTION




TABLE 8-2: OVERCURRENT PULSE TIMING


Symbol	Description	Min	Max	Units
t _{ocs_single}	single low pulse assertion time	5	ī	ms
t _{ocs_double}	double low pulse window	ı	20	ms

8.4.2.2 Port Power Control using Poly Fuse

When using the device with a poly fuse, there is no need for an output power control. To maintain consistency, the same circuit will be used. A single port power control and over-current sense for each downstream port is still used from the Hub's perspective. When disabling port power, the driver will actively drive a '0'. This will have no effect as the external diode will isolate pin from the load. When port power is enabled, it will disable the output driver and enable the pull-up resistor. This means that the pull-up resistor is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will open. This will cause the cathode of the diode to go to 0 volts. The anode of the diode will be at 0.7 volts, and the Schmidt trigger input will register this as a low resulting in an over-current detection. The open drain output does not interfere.

Note: The USB 2.0 and USB 3.2 Gen 1 bPwrOn2PwrGood descriptors must be set to 0 when using poly-fuse mode. Refer to Microchip application note AN1903 "Configuration Options for the USB5734 and USB5744" for details on how to change these values.


FIGURE 8-5: PORT POWER CONTROL USING A POLY FUSE



8.4.2.3 Port Power Control with Single Poly Fuse and Multiple Loads


Many customers use a single poly fuse to power all their devices. For the ganged situation, all power control pins must be tied together.

FIGURE 8-6: PORT POWER CONTROL WITH GANGED CONTROL WITH POLY FUSE



8.4.3 PORT CONTROLLER CONNECTION EXAMPLE

FIGURE 8-7: USB5742B WITH 2 GENERIC PORT POWER CONTROLLERS (1 BC ENABLED)



Note: The <u>CFG_BC_EN</u> configuration strap must be properly configured to enable battery charging on the appropriate ports. For example, in the application shown in Figure 8-7, <u>CFG_BC_EN</u> must be connected to an external 200 kΩ pull-up resistor to enable battery charging on Port 1 only. For more information on the <u>CFG_BC_EN</u> configuration strap, refer to Section 3.4.4, "Battery Charging Configuration (CFG_BC_EN)".

9.0 COMPLIANCE UPDATE

In order to be USB-IF certified (TID 330000076), the USB5742B supports the USB 3.2 Engineering Change Notices (ECNs) included in the *Universal Serial Bus Revision 3.2 Specification*. This allows the latest revision of the USB5742B to be certified in compliance with USB-IF logo testing for the new USB Type-C[®] industry initiative. The following compliance updates are supported:

- Pending Header Packet (HP) Timer (TD7.9, TD7.11, TD7.26)
- Power Management (PM) Timer (TD7.18, TD7.20, TD7.23)
- Unacknowledged Connect and Remote Wake Test Failure (TD10.25)

These USB 3.2 ECNs can be found as part of the *Universal Serial Bus Revision 3.2 Specification* zip file, which can be downloaded from the USB developers website (http://www.usb.org/developers/docs/).

9.1 Pending Header Packet (HP) Timer (TD7.9, TD7.11, TD7.26)

A turn around time is defined between the communication of a Host and Device (Link Partners) for an acknowledgment of a USB connection. The time is budgeted between a number of steps (Transmit/Receive data path of the initiator, the delay in the cable, and the response time of the responder). If the time is exceeded, no USB communication is initiated.

The ECN calls to relax the timing from 3us to 10us at the link and PHY layers to allow for an extended propagation delay to account for the usage of active cables and retimers in new SuperSpeed Plus designs.

Impact to Legacy Systems:

- · A new host with a retimer connected to an active cable AND a legacy device
- A legacy host connected to an active cable and a new device with or without a retimer

9.2 Power Management (PM) Timer (TD7.18, TD7.20, TD7.23)

There are three timers for link power management: PM_LC_TIMER, PM_ENTRY_TIMER, and Ux_EXIT_TIMER. The PM_LC_TIMER is used for a port initiating an entry request to a low power link state. The PM_ENTRY_TIMER is used for a port accepting the entry request to a low power link state. Ux_EXIT_TIMER is used for a port to initiate the exit from U1 or U2 to a low power state.

The ECN calls to increase the maximum timeout values to accommodate for the new connectivity models with retimers and active cables beyond the standard USB-IF transmission lengths.

Impact to Legacy Systems:

No impact to USB 3.0 or early USB 3.2 ecosystems

9.3 Unacknowledged Connect and Remote Wake Test Failure (TD10.25)

If a USB3 port with a connected device is placed into Suspend and RemoteWake is set but the RemoteWake mask (C PORT CONNECTION bit) has not been cleared, the USB3 hub will automatically issue a wake up signal to the host.

In legacy systems, if a USB3 port with a connected device was placed into Suspend and RemoteWake is set without the mask bit being cleared, the USB3 hub would NOT issue a wake up signal to the host.

Impact to Legacy Systems:

No impact – with the new implementation, a remote wake is automatically initiated if the mask bit is not set. In
older systems the remote wake may or may not have been executed.

10.0 OPERATIONAL CHARACTERISTICS

10.1 Absolute Maximum Ratings*

+1.2 V Supply Voltage (VDD12) (Note 1)	+1.32 V
+3.3 V Supply Voltage (VDD33) (Note 1)	to +4.6 V
Positive voltage on input signal pins, with respect to ground (Note 2)	. +4.6 V
Negative voltage on input signal pins, with respect to ground	0.5 V
Positive voltage on XTALI/CLK_IN, with respect to ground	.+3.63 V
Positive voltage on USB DP/DM signal pins, with respect to ground	+6.0 V
Positive voltage on USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx signal pins, with respect to ground	1.32 V
Storage Temperature	+150°C
Junction Temperature	.+125°C
Lead Temperature Range	STD-020
HBM ESD Performance	3 kV

Note 1: When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.

Note 2: This rating does not apply to the following pins: All USB DM/DP pins, XTAL1/CLK_IN, and XTALO

10.2 Operating Conditions**


+1.2 V Supply Voltage (VDD12)	+1.08 V to +1.32 V
+3.3 V Supply Voltage (VDD33)	+3.0 V to +3.6 V
Input Signal Pins Voltage (Note 2)	0.3 V to +3.6 V
XTALI/CLK_IN Voltage	0.3 V to +3.6 V
USB 2.0 DP/DM Signal Pins Voltage	0.3 V to +5.5 V
USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx Signal Pins Voltage	0.3 V to +1.32 V
Ambient Operating Temperature in Still Air (T _A)	Note 3
+1.2 V Supply Voltage Rise Time (T _{RT} in Figure 10-1)	5ms
+3.3 V Supply Voltage Rise Time (T _{RT} in Figure 10-1)	5ms
Note 3: 0°C to +70°C for commercial version, -40°C to +85°C for industrial version.	

^{**}Proper operation of the device is guaranteed only within the ranges specified in this section.

Note: Do not drive input signals without power supplied to the device.

^{*}Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 10.2, "Operating Conditions**", Section 10.5, "DC Specifications", or any other applicable section of this specification is not implied.

FIGURE 10-1: SUPPLY RISE TIME MODEL



Note: The rise time for the 1.2V and 3.3V supplies can be extended to 100 ms max if RESET_N is actively driven low, typically by another IC, until 1 us after all supplies are within operating range.

10.3 Package Thermal Specifications

TABLE 10-1: PACKAGE THERMAL PARAMETERS

Symbol	°C/W	Velocity (Meters/s)
0	30	0
Θ_{JA}	26	1
Ψ_{JT}	0.2	0
	0.3	1
Θ_{JC}	2.6	0
	2.6	1

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESDN51.

TABLE 10-2: MAXIMUM POWER DISSIPATION

Parameter	Value	Units
PD(max)	1400	mW

10.4 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

TABLE 10-3: DEVICE POWER CONSUMPTION

	Typical (mA)		Typical Power	
	VDD33	VDD12	(mW)	
Reset	0.8	1.8	4.8	
No VBUS	2.0	4.0	11.4	
Global Suspend	2.0	4.1	11.5	
2 HS Ports	35	26	146	
2 SS Ports	40	441	661	
2 SS/HS Ports	64	445	745	

10.5 DC Specifications

TABLE 10-4: I/O DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Typical	Max	Units	Notes
I Type Input Buffer						
Low Input Level	V_{IL}			0.9	V	
High Input Level	V_{IH}	2.1			V	
IS Type Input Buffer						
Low Input Level	V_{IL}			0.9	V	
High Input Level	V_{IH}	1.9			V	
Schmitt Trigger Hysteresis (V _{IHT} - V _{ILT})	V_{HYS}	9	20	40	mV	
O6 Type Output Buffer						
Low Output Level	V_{OL}			0.4	V	I _{OL} = 6 mA
High Output Level	V_{OH}	VDD33-0.4			V	I _{OH} = -6 mA
O12 Type Output Buffer						
Low Output Level	V_{OL}			0.4	V	I _{OL} = 12 mA
High Output Level	V_{OH}	VDD33-0.4			V	I _{OH} = -12 mA
OD12 Type Output Buffer						
Low Output Level	V_{OL}			0.4	V	I _{OL} = 12 mA
ICLK Type Input Buffer (XTALI Input)						Note 4
Low Input Level	V_{IL}			0.50	V	
High Input Level	V_{IH}	0.85		VDD33	V	
IO-U Type Buffer (See Note 5)						Note 5

Note 4: XTALI can optionally be driven from a 25 MHz singled-ended clock oscillator.

Note 5: Refer to the USB 3.2 Gen 1 Specification for USB DC electrical characteristics.

10.6 AC Specifications

This section details the various AC timing specifications of the device.

10.6.1 POWER SUPPLY AND RESET_N SEQUENCE TIMING

Figure 10-2 illustrates the recommended power supply sequencing and timing for the device. VDD33 should rise after or at the same rate as VDD12. Similarly, RESET_N and/or VBUS_DET should rise after or at the same rate as VDD33. VBUS_DET and RESET_N do not have any other timing dependencies.

FIGURE 10-2: POWER SUPPLY AND RESET_N SEQUENCE TIMING




TABLE 10-5: POWER SUPPLY AND RESET_N SEQUENCE TIMING

Symbol	Description		Тур	Max	Units
t _{VDD33}	VDD12 to VDD33 rise time	0			ms
t _{reset}	VDD33 to RESET_N/VBUS_DET rise time	0			ms

10.6.2 POWER-ON AND CONFIGURATION STRAP TIMING

Figure 10-3 illustrates the configuration strap valid timing requirements in relation to power-on, for applications where RESET_N is not used at power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met. The operational levels (V_{opp}) for the external power supplies are detailed in Section 10.2, "Operating Conditions**," on page 31.

FIGURE 10-3: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 10-6: POWER-ON CONFIGURATION STRAP LATCHING TIMING

Symbol	Description		Тур	Max	Units
t _{csh}	Configuration strap hold after external power supplies at operational levels	1			ms

Device configuration straps are also latched as a result of **RESET_N** assertion. Refer to Section 10.6.3, "Reset and Configuration Strap Timing" for additional details.

10.6.3 RESET AND CONFIGURATION STRAP TIMING

Figure 10-4 illustrates the RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.2, "Resets" for additional information on resets. Refer to Section 3.4, "Configuration Straps and Programmable Functions" for additional information on configuration straps.

FIGURE 10-4: RESET_N CONFIGURATION STRAP TIMING




TABLE 10-7: RESET_N CONFIGURATION STRAP TIMING

Symbol	Description		Тур	Max	Units
t _{rstia}	RESET_N input assertion time	5			μS
t _{csh}	Configuration strap pins hold after RESET_N deassertion	1			ms

Note: The clock input must be stable prior to RESET_N deassertion.

Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 10.6.2, "Power-On and Configuration Strap Timing" apply.

10.6.4 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Revision 3.2 Specification*, available at http://www.usb.org/developers/docs.

10.6.5 I^2C TIMING

All device I²C signals conform to the 400KHz Fast Mode (Fm) voltage, power, and timing characteristics/specifications as set forth in the \hat{I}^2 C-Bus Specification. Please refer to the \hat{I}^2 C-Bus Specification, available at http://www.nxp.com/documents/user manual/UM10204.pdf.

10.6.6 SMBUS TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the System Management Bus Specification. Please refer to the System Management Bus Specification, Version 1.0, available at http://smbus.org/specs.

10.6.7 SPI TIMING

This section specifies the SPI timing requirements for the device.

FIGURE 10-5: SPI TIMING




TABLE 10-8: SPI TIMING (30 MHZ OPERATION)

Symbol	Description		Тур	Max	Units
t _{fc}	t _{fc} Clock frequency			30	MHz
t _{ceh}	Chip enable (SPI_CE_EN) high time				ns
t _{clq}	t _{clq} Clock to input data			13	ns
t _{dh}	Input data hold time	0			ns
t _{os}	Output setup time	5			ns
t _{oh}	Output hold time	5			ns
t _{ov}	Clock to output valid	4			ns
t _{cel}	t _{cel} Chip enable (SPI_CE_EN) low to first clock				ns
t _{ceh}	Last clock to chip enable (SPI_CE_EN) high	12			ns

TABLE 10-9: SPI TIMING (60 MHZ OPERATION)


Symbol	Description	Min	Тур	Max	Units
t _{fc}	Clock frequency			60	MHz
t _{ceh}	t _{ceh} Chip enable (SPI_CE_EN) high time				ns
t _{clq}	Clock to input data			9	ns
t _{dh}	Input data hold time	0			ns
t _{os}	Output setup time	5			ns
t _{oh} Output hold time		5			ns
t _{ov}	Clock to output valid	4			ns
t _{cel}	Chip enable (SPI_CE_EN) low to first clock	12			ns
t _{ceh}	Last clock to chip enable (SPI_CE_EN) high	12			ns

10.7 Clock Specifications

The device can accept either a 25MHz crystal or a 25MHz single-ended clock oscillator (±50ppm) input. If the single-ended clock oscillator method is implemented, XTALO should be left unconnected and XTALI/CLK_IN should be driven with a nominal 0-3.3V clock signal. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). The following circuit design (Figure 10-6) and specifications (Table 10-10) are required to ensure proper operation.

FIGURE 10-6: 25MHZ CRYSTAL CIRCUIT



10.7.1 CRYSTAL SPECIFICATIONS

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). Refer to Table 10-10 for the recommended crystal specifications.

TABLE 10-10: CRYSTAL SPECIFICATIONS

Parameter	Symbol	Min	Nom	Max	Units	Notes
Crystal Cut AT, typ						
Crystal Oscillation Mode		Fun	damental Mod	е		
Crystal Calibration Mode		Paralle	el Resonant Mo	ode		
Frequency	F_{fund}	-	25.000	-	MHz	
Frequency Tolerance @ 25°C	F _{tol}	-	-	±50	PPM	Note 6
Frequency Stability Over Temp	F _{temp}	-	-	±50	PPM	Note 6
Frequency Deviation Over Time	F _{age}	-	±3 to 5	-	PPM	
Total Allowable PPM Budget		-	-	±100	PPM	Note 7
Shunt Capacitance	Co	-	7 typ	-	pF	
Load Capacitance	C _L	-	20 typ	-	pF	
Drive Level	P_{W}	100	-	-	uW	
Equivalent Series Resistance	R ₁	-	-	50	Ω	
Operating Temperature Range		Note 7	-	Note 8	°C	
XTALI/CLK_IN Pin Capacitance		-	3 typ	-	pF	Note 9
XTALO Pin Capacitance		-	3 typ	-	pF	Note 9

Note 6: Frequency Deviation Over Time is also referred to as Aging.

- Note 7: 0 °C for commercial version, -40 °C for industrial version.
- Note 8: +70 °C for commercial version, +85 °C for industrial version.
- **Note 9:** This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The XTALI/CLK_IN pin, XTALO pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. These two external load capacitors determine the accuracy of the 25.000 MHz frequency.


10.7.2 EXTERNAL REFERENCE CLOCK (CLK_IN)


When using an external reference clock, the following input clock specifications are suggested:

- 25 MHz
- 50% duty cycle ±10%, ±100 ppm
- Jitter < 100 ps RMS

11.0 PACKAGE INFORMATION

11.1 Package Marking Information





Legend: *i* Temperature range designator (Blank = commercial, *i* = industrial)

R Product revision nnn Internal code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

V Plant of assembly COO Country of origin

YY Year code (last two digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it

will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

^{*} Standard device marking consists of Microchip part number, year code, week code and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

11.2 Package Drawings

Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.

FIGURE 11-1: 56-VQFN PACKAGE (DRAWING)





FIGURE 11-2: **56-VQFN PACKAGE (DIMENSIONS)**



Units		l N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	56				
Pitch	е	0.40 BSC				
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	E	7.00 BSC				
Exposed Pad Width	E2	4.50	4.60	4.70		
Overall Length	D		7.00 BSC			
Exposed Pad Length	D2	4.50	4.60	4.70		
Contact Width	b	0.15	0.20	0.25		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.70	0.80	-		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.



USB5742B

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction		
DS00002016H (04-27-22)	Throughout document	Updated document with new part number "USB5742B" throughout representing latest B step silicon.		
DS00002016G (03-09-22)	Table 3-1	Updated pin reset states.		
DS00002016F (07-21-20)	"USB 3.1" changed to "USB 3.2" throughout document.			
	Table 3-2, "Pin Reset State Legend"	Table added.		
	Pin Descriptions on page 10	"Reset State" column added to Pin Assignment table.		
		Notes added to tables explaining what to do with certain pins when unused.		
	Section 10.2, "Operating Conditions**"	Supply Voltage Rise Time increased to 5ms.		
	Section FIGURE 10-1:, "Supply Rise Time Model"	Note added following diagram.		
DS00002016E (11-11-19)	Product Identification System on page 46	Added additional "SEU" ordering code option.		
DS00002016D (07-20-18)	FIGURE 10-2: on page 35 and Table 10-5, "Power Supply and RESET_N Sequence Timing"	Rise time modified: "VDD33 to VDD12" changed to "VDD12" to VDD33".		
	Section 9.0, "Compliance Update"	TID number added to first paragraph.		
DS00002016C (06-12-18)	Cover	Added new Highlight bullet/sub-bullets regarding USB-IF ECN support: "USB-IF certified (TID 330000076), supporting latest Engineering Change Notices for compliance with USB-IF logo testing for new USB Type-C TM industry initiative".		
	Section 1.2, "Reference Documents"	Updated USB specification reference.		
	Section 9.0, "Compliance Update"	Added new Compliance Update section.		
	FIGURE 10-2: on page 35 and Table 10-5, "Power Supply and RESET_N Sequence Timing"	Rise time modified: "VDD12 to VDD33" changed to "VDD33" to VDD12".		
DS00002016B (06-06-16)	Section 11.0, Package Information	Added top marking information and land pattern drawing.		
	Product Identification System on page 46	Added package with hub feature controller disabled		
	Cover, Product Identification System	Added industrial temperature option.		
	All	Updated "SQFN" references to "VQFN". Name change only.		
	Section 8.4.2.1, Port Power Control using USB Power Switch	Added additional information on overcurrent detection methods.		
	Section 10.6.1, Power Supply and RESET_N Sequence Timing	Added Power Supply and RESET_N Sequence Timing section.		
	Section 10.6.5, I2C Timing	"100kHz Standard Mode (Sm)" updated to "400kHz Fast Mode (Fm)", since the device supports up to 400kHz I ² C operation.		
DS00002016A (09-10-15)	All	Initial Release		

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office



All USB5742 SKUs are now supported by B step silicon. Note that not all SKUs include the 'B' indicator in the part number.

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that
 we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously
 improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkti, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668303344

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820