



## HIGH PRECISION LOW COST MCM POWER SWITCH

### ■ DESCRIPTION

The UTC **US2651** is a high performance, high precision and low cost PWM Power switch for non-isolated buck application. It combines a dedicated current mode PWM controller and error amplifier for low component count. UTC **US2651** use UTC proprietary frequency shuffling technique for EMI performance. And oscillator with frequency-reduction control is implemented.


The UTC **US2651** has soft start control and protection function, such as Cycle-by-Cycle current limiting, Over Loading Protection, Output Short-Circuit Protection,  $R_{CS}$  short Protection, OTP,  $V_{DD}$  OVP, and UVLO.


### ■ FEATURES

- \* Power on soft-start
- \* Load compensation
- \* Built-in error amplifier
- \* Oscillator of fixed frequency with frequency-reduction control
- \* Frequency shuffling for EMI improvement
- \* Built-in Leading Edge Blanking (LEB)
- \* Cycle-by-Cycle current limiting
- \* Over loading protection
- \* Output short-circuit protection
- \*  $V_{DD}$  Under Voltage Lockout with hysteresis (UVLO)
- \*  $V_{DD}$  OVP


### ■ ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
US2651L-D08-T	US2651G-D08-T	DIP-8	Tube
US2651L-S08-R	US2651G-S08-R	SOP-8	Tape Reel

 <p>US2651G-D08-T</p> <p>(1) Packing Type</p> <p>(2) Package Type</p> <p>(3) Green Package</p>	<p>(1) T: Tube, R: Tape Reel</p> <p>(2) D08: DIP-8, S08: SOP-8</p> <p>(3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---



DIP-8




SOP-8

## ■ MARKING

DIP-8	SOP-8
<p>             8 7 6 5 → Date Code              UTC □ □ □ □              U S 2 6 5 1 □ L: Lead Free              □ □ G: Halogen Free              1 2 3 4 → Lot Code           </p>	<p>             8 7 6 5 → Date Code              UTC □ □ □ □              US2651 □ L: Lead Free              □ □ G: Halogen Free              1 2 3 4 → Lot Code           </p>


## ■ PIN CONFIGURATION



## ■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	V <sub>DD</sub>	Power supply
2	COMP	Loop compensation for CV stability
3	NC	Not connected
4	CS	Current sense input
5, 6	DRAIN	HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the transformer/ inductance.
7, 8	GND	Ground

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Drain Voltage (Off State)	$B_{VDSS}$	-0.3 ~ $B_{VDSS}$	V
$V_{DD}$ Voltage		-0.3 ~ 40	V
$V_{DD}$ Zenzer Clamp Continuous Current	$I_{DD}$	10	mA
COMP Voltage	$V_{COMP}$	-0.3 ~ 7	V
CS Input Voltage	$V_{CS}$	-0.3 ~ 7	V
Operating Junction Temperature	$T_J$	-40 ~ +150	°C
Storage Temperature	$T_{STG}$	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.  
Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## ■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	DIP-8	75	°C/W
	SOP-8	90	°C/W

## ■ ELECTRICAL CHARACTERISTICS ( $T_A=25^{\circ}\text{C}$ , $V_{DD}=16\text{V}$ , if not otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (<math>V_{DD}</math>) SECTION</b>						
Standby Current	$I_{DD\ ST}$	$V_{DD}=U_{VLO(OFF)}-0.1\text{V}$			35	$\mu\text{A}$
Operation Current	$I_{DD\ OP}$	Operation Supply Current $CS=0\text{V}$ , $V_{DD}=18\text{V}$			3.0	mA
$V_{DD}$ Under Voltage Lockout Enter	$U_{VLO(ON)}$	$V_{DD}$ Falling	7	8	9	V
$V_{DD}$ Under Voltage Lockout Exit	$U_{VLO(OFF)}$	$V_{DD}$ Rising	13.5	14.8	16	V
Over Voltage Protection Threshold	$O_{VP}$	Ramp $V_{DD}$ Until Gate Shut Down	26	27.5	29	V
In Normal Regulation, $V_{DD}$ will be Regulated to 19.3V	$V_{DD}$	Ramp $V_{DD}$ Until Comp Voltage Lower than 2.5V	17		20	V
<b>CURRENT SENSE INPUT SECTION</b>						
LEB Time	$T_{LEB}$			300		ns
Over Current Threshold	$V_{TH\_OC}$		750	860	970	mV
OCP Propagation Delay	$T_{D\_OC}$			110		ns
Input Impedance	$Z_{SENSE\_IN}$		40			K $\Omega$
<b>FREQUENCY SECTION</b>						
IC Maximum Frequency	$F_{req\_MAX}$		40	50	60	KHz
Frequency Shuffling Range	$\Delta f/F_{req}$			$\pm 6$		%
<b>ERROR AMPLIFIER SECTION</b>						
DC Gain of EA	Gain			60		dB
Max. Cable Compensation Current	$I_{\_COMP\_MAX}$	$V_{DD}=18\text{V}$ , $C_{COMP}=0\text{V}$		6		$\mu\text{A}$
<b>POWER MOSFET SECTION</b>						
MOSFET Drain-Source Breakdown Voltage	$B_{VDSS}$		600			V
On Resistance	$R_{DS(ON)}$	Static, $I_D=0.45\text{A}$			15	$\Omega$

## ■ OPERATION DESCRIPTION

The UTC **US2651** is a cost effective PWM power switch optimized for off-line non-isolated buck applications including electrical appliance and linear regulator replacement. It operates in current mode and regulates output voltage with dedicated features. High integration can afford low cost and component count solution.

### Startup Current and Start up Control

Startup current of UTC **US2651** is designed to be very low so that  $V_{DD}$  could be charged up above UVLO threshold and starts up quickly. A large value startup resistor can therefore be used to minimize the power loss in application.

### Operating Current

The Operating current of UTC **US2651** is as low as 3mA. Good efficiency is achieved with the low operating current together with 'Multi-mode' control features.

### Oscillator operationF

The switching frequency of UTC **US2651** is internally fixed at 50KHz. No external frequency setting components are required for PCB design simplification.

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy. The switching frequency is internally adjusted at light load or no load condition. The switch frequency reduces at light/no load condition to improve the conversion efficiency. The minimum switching frequency is 400Hz.

### Frequency shuffling for EMI improvement

The frequency shuffling (switching frequency modulation) is implemented in UTC **US2651**. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

### Built-in error amplifier

In UTC **US2651**, on-chip EA (error amplifier) is implemented to regulate output voltage. Through inner resistor divider, the  $V_{DD}$  voltage is detected at inverter input of EA to regulate output voltage.

### Load Compensation for good CV regulation

In UTC **US2651**, load compensation is implemented to achieve good load regulation. An offset voltage is generated at inverter input of EA by an internal current flowing into the resistor divider. The current is inversely proportional to the voltage across pin COMP, as a result, it is inversely proportional to the output load current, thus the output voltage can be compensated specially in zero loading condition. As the load current decreases from full-load to no-load, the offset voltage at inverter input of EA will increase.

### Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in UTC **US2651** current mode PWM control. The switch current is detected by a sense resistor into the CS pin. An internal leading edge blanking circuit chops off the sensed voltage spike at initial internal power MOSFET on state so that the external RC filtering on sense input is no longer needed. The PWM duty cycle is determined by the current sense input voltage and the EA output voltage.

### Gate Drive

The internal power MOSFET in UTC **US2651** is driven by a dedicated gate driver for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive compromises EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength control.

### Protection Control

Good power supply system reliability is achieved with its rich protection features including Cycle-by Cycle current limiting (OCP), Over Loading Protection, Over Voltage Protection, Output Short-Circuit Protection and Under Voltage Lockout on  $V_{DD}$  (UVLO).

