

MOS INTEGRATED CIRCUIT μ PD78F4943

16/8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD78F4943 is a product of the 78K/IV series. It contains various peripheral hardware such as flash memory, RAM, I/O ports, 8-bit resolution A/D converters, timers, serial interface, and interrupt functions, as well as a highspeed, high-performance CPU.

For specific functions and other detailed information, consult the following user's manual. This manual is required reading for design work.

 μ PD78F4943 Sub-Series User's Manual, Hardware : To be released soon

78K/IV Series User's Manual, Instruction : U10905E

FEATURES

- 78K/IV series
- · Minimum instruction execution time: 118 ns (at 34 MHz)
- · Separate bus interface
- · Chip select output: 2
- · Number of I/O ports: 66
- Timer/counters: 16-bit timer/counter × 3 units
 - 16-bit timer × 1 unit
- · Synchronous serial interface: 2 channels Three-wire serial I/O mode : 2 channels

APPLICATIONS

CD-ROM

- · Standby function HALT/STOP/IDLE mode
- · Clock frequency division function
- Watchdog timer: 1 channel
- · Clock output function Selectable from fclk, fclk/2, fclk/4, fclk/8, or fclk/16
- A/D converter: 8-bit resolution × 8 channels
- Supply voltage: Voo = +5.0 V ±10 %

ORDERING INFORMATION


	ORDERING INFORMATION									
The	Part number	Package	Flash memory (bytes)	Internal RAM (bytes)						
4	μPD78F4943GC-8BT	80-pin plastic QFP (14 × 14 × 1.4 mm)	56K	2048						
	μPD78F4943GC-3B9	80-pin plastic QFP (14 \times 14 \times 2.7 mm)	56K	2048						

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

78K/IV SERIES PRODUCT DEVELOPMENT DIAGRAM

: Product under mass production
: Product under development

Standard Products Development



ASSP Development

μPD784915 sub-series

VCR servo, 100-pin, built-in analog amplifier ROM: 48K/62K

μ PD784908 sub-series

100-pin, built-in IEBus™ controller ROM: 96K/128K

μPD78F4943 sub-series

80-pin, for CD-ROM Flash memory: 56K




FUNCTIONS

	Item			Function					
	mber of bas nemonics)	ic instructions	113	113					
Ge	General-purpose register		8 bits × 16 registers × 8 banks, or 16 bits × 8 registers × 8 banks (memory mapping)						
	Minimum instruction execution time			118 ns/235 ns/470 ns/941 ns (at 34 MHz)					
Inte	ernal	Flash memory	56K bytes						
me	emory	RAM	2048 bytes						
Me	mory space		Program and data	: 1M byte					
Ch	ip select out	put	2						
Loc	cal bus inter	face	Selectable from m	ultiplexed bus or separate bus					
1/0	ports	Total	66						
		Input	8						
		Input/output	58						
	Additional function	Pins with pull- up resistor	58						
	pins ^{Note}	LED direct drive outputs	4						
ŀ		Transistor direct drive	12						
		N-ch open- drain mode	4						
Tim	ner/counter		Timer/counter 0: (16 bits)	Timer register × 1 Capture register × 1 Compare register × 2	Pulse output capability Toggle output PWM/PPG output One-shot pulse output				
			Timer/counter 1: (8/16 bits)	Timer register × 1 Capture register × 1 Capture/compare register × 1 Compare register × 1					
			Timer/counter 2: (8/16 bits)	Timer register × 1 Capture register × 1 Capture/compare register × 1 Compare register × 1	Pulse output capability				
			Timer 3 : (8/16 bits)	Timer register × 1 Compare register × 1					
Syn	chronous se	erial interface	Three-wire serial I/	O mode: 2 channels					
A/D	converter		8-bit resolution × 8 channels						
Clo	ck output		Selected from fcix, fcix/2, fcix/4, fcix/8, or fcix/16 (can be used as a 1-bit output port)						
Wat	tchdog timer		1 channel	1 channel					
Sta	ndby	1	HALT/STOP/IDLE mode						
Inte	Interrupt Hardware source		18 (11 internal, 7 external (sampling clock variable input: 1))						
Software		BRK instruction, BRKCS instruction, operand error							
		Nonmaskable	1 internal, 1 external						
	Maskable		10 internal, 6 external						
			 4-level programmable priority 3 operation statuses: vectored interrupt, macro service, context switching 						
Sup	ply voltage		VDD = +5.0 V ±10 %						
Pac	kage		80-pin plastic QFP 80-pin plastic QFP	(14 × 14 × 1.4 mm) (14 × 14 × 2.7 mm)					

Note Additional function pins are included in the I/O pins.

■ 6427525 0100960 ATT ■

SYSTEM CONFIGURATION EXAMPLE (CD-ROM)



Caution The μ PD78F4943, μ PD421805, μ PD421165, μ PD16836, and μ PC2574 are under development.


CONTENTS

1.	PIN	CONFIG	URATION (TOP VIEW)	7
2.	BLO	CK DIA	GRAM	9
3.	LIST	OF PIN	FUNCTIONS	10
	3.1		PINS	10
	3.2		ORT PINS	12
	3.3		CUITS FOR PINS AND HANDLING OF UNUSED PINS	14
4.	CPU	ARCHIT	FECTURE	17
	4.1		RY SPACE	17
	4.2		EGISTERS	19
		4.2.1	General-Purpose Registers	19
		4.2.2	Control Registers	20
		4.2.3	Special Function Registers (SFRs)	21
5.	FLAS	SH MEM	ORY	25
6.	PERI	PHERAI	L HARDWARE FUNCTIONS	26
	6.1	PORTS	***************************************	26
	6.2	CLOCK	GENERATOR	27
	6.3		S/COUNTERS	29
	6.4	A/D CO	NVERTER	31
	6.5		RONOUS SERIAL INTERFACE	32
	6.6		OUTPUT FUNCTION	34
	6.7	EDGE [DETECTION FUNCTION	35
	6.8	WATCH	HDOG TIMER	35
7.	INTE	RRUPT	FUNCTION	36
	7.1		RUPT SOURCE	36
	7.2	VECTO	RED INTERRUPT	38
	7.3	CONTE	XT SWITCHING	39
	7.4		SERVICE	39
	7.5		LES OF MACRO SERVICE APPLICATIONS	40
8.	LOCA	AL BUS	INTERFACE	41
	8.1		RY EXPANSION	41
	8.2		RY SPACE	42
	8.3		AMMABLE WAIT	43
	8.4		O-STATIC RAM REFRESH FUNCTION	43
	8.5		DLD FUNCTION	43
	8.6		ELECT OUTPUT	44
	8.7		ATE BUS FUNCTION	44

9.	STANDBY FUNCTION	45
10.	RESET FUNCTION	46
11.	INSTRUCTION SET	47
12.	PACKAGE DRAWINGS	52
API	PENDIX A DEVELOPMENT TOOLS	54
AP	PENDIX B RELATED DOCUMENTS	56

1. PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP (14 × 14 × 1.4 mm)
 μPD78F4943GC-8BT
- 80-pin plastic QFP (14 × 14 × 2.7 mm)
 μPD78F4943GC-3B9





A0-A19 : Address bus P50-P57 : Port 5 AD0-AD7 : Address/data bus P60-P67 : Port 6 ANIO-ANI7 : Analog input P70-P77 : Port 7 **ASTB** : Address strobe P100-P107 : Port 10 RD AV_{DD} : Analog power supply : Read strobe : Reference voltage REFRQ : Refresh request

AVREF1 **AVss** RESET : Analog ground : Reset CLKOUT : Clock out SCKO, SCK3 : Serial clock CS0, CS1 : Chip select SI0, SI3 Serial input **HLDAK** : Hold acknowledge SO0, SO3 : Serial output **HLDRQ** : Hold request

HLDRQ : Hold request TEST : Test
INTPO-INTP5 : Interrupt from peripherals TO0-TO3 : Timer output
NMI : Non-maskable interrupt VDD0, VDD1 : Power supply

 P00-P07
 : Port 0
 VPP
 : Programming power supply


 P10, P11
 : Port 1
 Vsso, Vss1
 : Ground

 P20-P27
 : Port 2
 WAIT
 : Wait

 P30-P37
 : Port 3
 WR
 : Write strobe

 P40-P47
 : Port 4
 X1, X2
 : Crystal

2. BLOCK DIAGRAM



3. LIST OF PIN FUNCTIONS

3.1 PORT PINS (1/2)

Pin	1/0	Dual-function	Function
P00-P07	1/0	A0-A7	Port 0 (P0):
			8-bit I/O port.
			Inputs and outputs can be specified bit by bit.
			The use of the pull-up resistors can be specified by software for the pins in the input mode together.
			Can drive a transistor.
P10	1/0	_	Port 1 (P1):
			• 2-bit I/O port.
P11		_	Inputs and outputs can be specified bit by bit.
			The use of the pull-up resistors can be specified by software for the pins in the input mode together.
P20	Input	NMI	Port 2 (P2):
P21		INTP0	8-bit input-only port.
P22		INTP1	P20 does not function as a general-purpose port (nonmaskable inter-
P23		INTP2	rupt). However, the input level can be checked by an interrupt service routine.
P24		INTP3	The use of the pull-up resistors can be specified by software for pins
P25		INTP4	P22 to P27 (in units of 6 bits).
P26		INTP5	1
P27		SIO	
P30	1/0	_	Port 3 (P3):
P31			8-bit I/O port.
P32		SCK0	Inputs and outputs can be specified bit by bit.
P33	7	S00	The use of the pull-up resistors can be specified by software for the pins in the input mode together.
P34-P37	7	T00-T03	P32 and P33 can be set to the N-ch open-drain mode.
P40-P47	1/0	AD0-AD7	Port 4 (P4):
			8-bit I/O port.
			Inputs and outputs can be specified bit by bit.
			The use of the pull-up resistors can be specified by software for the pins in the input mode together.
P50-P57	I/O	A8-A15	Port 5 (P5):
			8-bit I/O port.
			Inputs and outputs can be specified bit by bit.
			The use of the pull-up resistors can be specified by software for the pins in the input mode together.



3.1 PORT PINS (2/2)

Pin	1/0	Dual-function	Function	
P60-P63	1/0	A16-A19	Port 6 (P6):	
P64	7	RD	8-bit I/O port.	
P65		WR	Inputs and outputs can be specified bit by bit.	
P66		WAIT/HLDRQ	The use of the pull-up resistors can be specified by software for the pins	
P67		REFRQ/HLDAK	in the input mode together.	
P70-P77	I/O	ANIO-ANI7	Port 7 (P7):	
			8-bit I/O port.	
			Inputs and outputs can be specified bit by bit.	
P100-P103	1/0	_	Port 10 (P10):	
P104	+		8-bit I/O port.	
17104		_	Inputs and outputs can be specified bit by bit.	
P105		SCK3	The use of the pull-up resistors can be specified by software for the pins in the input mode together.	
P106]	SI3	• P100-P103 can drive LED.	
P107	-	SO3	P104-P107 can drive a transistor.	
			P105 and P107 can be set to the N-ch open-drain mode.	



3.2 NON-PORT PINS (1/2)

Pin	1/0	Dual-function	Function				
T00-T03	Output	P34-P37	Timer output				
SIO	Input	P27	Serial data input (Three-wire serial I/O0)				
SI3		P106	Serial data input (Three-wire serial I/O3)				
SO0	Output	P33	Serial data output (Three-wire serial I/O0)				
SO3		P107	Serial data output (Three-wire serial I/O3)				
SCK0	1/0	P32	Serial clock I/O (Three-wire serial I/O0)				
SCK3		P105	Serial clock I/O (Three-wire serial I/O3)				
NMI	Input	P20	External interrupt request —				
INTP0		P21	Input of a count clock for timer/counter 1 Capture/trigger signal for CR11 or CR12				
INTP1		P22	Input of a count clock for timer/counter 2 Capture/trigger signal for CR22				
INTP2		P23	Input of a count clock for timer/counter 2 Capture/trigger signal for CR21				
INTP3		P24	Input of a count clock for timer/counter 0 Capture/trigger signal for CR02				
INTP4		P25	_				
INTP5		P26	Input of a conversion start trigger for A/D converter				
AD0-AD7	1/0	P40-P47	Time multiplexing address/data bus (for connecting external memory)				
A0-A7	1/0	P00-P07	Low-order address bus (for using separate bus)				
A8-A15	Output	P50-P57	High-order address bus (for connecting external memory)				
A16-A19		P60-P63					
RD	Output	P64	Strobe signal output for reading the contents of external memory				
WR	Output	P65	Strobe signal output for writing on external memory				
WAIT	Input	P66/HLDRQ	Wait signal insertion				
REFRQ	Output	P67/HLDAK	Refresh pulse output to external pseudo static memory				
HLDRQ	Input	P66/WAIT	Input of bus hold request				
HLDAK	Output	P67/REFRQ	Output of bus hold response				
ASTB	Output	CLKOUT	Latch timing output of time multiplexing address (A0-A7) (for connecting external memory)				
CLKOUT	Output	ASTB	Clock output				
CS0	Output	_	Chip select output (Chip select 0)				
CS1			Chip select output (Chip select 1)				
RESET	Input]	Chip reset				
X1	Input		Crystal input for system clock oscillation				
X2	_		(Clocks can also be input to the X1 pin.)				
ANIO-ANI7	Input	P70-P77	Analog voltage inputs for the A/D conversion				



3.2 NON-PORT PINS (2/2)

Pin	1/0	Dual-function	Function	
AVREF1	-	_	Application of A/D converter reference voltage	
AVDD			Positive power supply for the A/D converter	
AVss			Ground for the A/D converter	
VDDo			Positive power of the port part	
V _{DD1}			Positive power of other than the port part	
Vsso		ļ	Ground of the port part	
Vss1			Ground of other than the port part	
TEST	Input	VPP	Pin for the IC test	
VPP	_	TEST	Power supply at writing to the flash memory	



3.3 VO CIRCUITS FOR PINS AND HANDLING OF UNUSED PINS

Table 3-1 describes the types of I/O circuits for pins and the handling of unused pins.

Fig. 3-1 shows the configuration of these various types of I/O circuits.

Table 3-1 Types of I/O Circuits for Pins and Handling of Unused Pins (1/2)

Pin	I/O circuit type	1/0	Recommended connection method for unused pins
P00/A0-P07/A7	5-H	1/0	Input state : To be connected to Voco
P10, P11			Output state: To be left open
P20/NMI	2	Input	To be connected to Voto or Vsso
P21/INTP0			
P22/INTP1	2-C		To be connected to Voto
P23/INTP2			
P24/INTP3			
P25/INTP4	8-C	1/0	Input state : To be connected to VDD0
			Output state: To be left open
P26/INTP5	2-C	Input	To be connected to VDDO
P27/SI0			
P30, P31	5-H	1/0	Input state : To be connected to VDD0
P32/SCK0	10-B		Output state: To be left open
P33/SO0		:	
P34/T00-P37/T03	5-H		
P40/AD0-P47/AD7			
P50/A8-P57/A15			
P60/A16-P63/A19			
P64/RD			
P65/WR			
P66/WAIT/HLDRQ			
P67/REFRQ/HLDAK			
P70/ANI0-P77/ANI7	20-A	1/0	Input state : To be connected to VDDO or AVss
			Output state: To be left open
P100-P104	5-H		Input state : To be connected to VDD0
			Output state: To be left open
P105/SCK3	10-B		Input state : To be connected to VDD0
			Output state: To be connected to Vsso or to be left open
P106/SI3	5-H		Input state : To be connected to VDD0
			Output state: To be left open
P107/SO3	10-B		Input state : To be connected to VDD0
			Output state: To be connected to Vsso or to be left open
ASTB/CLKOUT	4-B	Output	To be left open


Table 3-1 Types of I/O Circuits for Pins and Handling of Unused Pins (2/2)

Pin	I/O circuit type	1/0	Recommended connection method for unused pins					
CS0	4-B	Output	To be left open					
CS1								
RESET	2	Input	_					
TEST/VPP	_		_					
AVREF1	_		To be connected to Vsso					
AVss								
AVDD			To be connected to V _{DD0}					

Caution When the I/O mode of an I/O dual-function pin is unpredictable, connect the pin to V_{DD} through a resistor of 10 to 100 kilohms (particularly when the voltage of the reset input pin becomes higher than that of the low level input at power-on or when I/O is switched by software).

Remark Since type numbers are consistent in the 78K series, those numbers are not always serial in each product. (Some circuits are not included.)

Fig. 3-1 I/O Circuits for Pins





4. CPU ARCHITECTURE

4.1 MEMORY SPACE

A 1M-byte memory space can be accessed. By using a LOCATION instruction, the mode for mapping internal data areas (special function registers and internal RAM) can be selected. A LOCATION instruction must always be executed after a reset, and can be used only once.

(1) When the LOCATION 0 instruction is executed

· Internal memory

The internal data area is mapped to 0F700H-0FFFFH and the flash memory area to 00000H-0DFFFH.

External memory

External memory is accessed in external memory expansion mode.

(2) When the LOCATION 0FH instruction is executed


· Internal memory

The internal data area is mapped to FF700H-FFFFFH and the flash memory area to 00000H-0DFFFH.

External memory

External memory is accessed in external memory expansion mode.

Fig. 4-1 µPD78F4943 Memory Map



Notes 1. Accessed in external memory expansion mode.

2. Base area, or entry area based on a reset or interrupt. Internal RAM is excluded in the case of a reset.

4.2 CPU REGISTERS

4.2.1 General-Purpose Registers

A set of general-purpose registers consists of sixteen general-purpose 8-bit registers. Two 8-bit general-purpose registers can be combined to form a 16-bit general-purpose register. Moreover, four 16-bit general-purpose registers, when combined with an 8-bit register for address extension, can be used as 24-bit address specification registers.

Eight banks of this register set are provided. The user can switch between banks by software or the context switching function.

General-purpose registers other than the V, U, T, and W registers used for address extension are mapped onto internal RAM.




Fig. 4-2 General-Purpose Register Format


Caution By setting the RSS bit of PSW to 1, R4, R5, R6, R7, RP2, and RP3 can be used as the X, A, C, B, AX, and BC registers, respectively. However, this function must be used only when using programs for the 78K/III series.

4.2.2 Control Registers

(1) Program counter (PC)

This register is a 20-bit program counter. The program counter is automatically updated by program execution.


Fig. 4-3 Format of Program Counter (PC)



(2) Program Status Word (PSW)

This register holds the CPU state. The program status word is automatically updated by program execution.

Fig. 4-4 Format of Program Status Word (PSW)




Note This flag is used to maintain compatibility with the 78K/III series. This flag must be set to 0 when programs for the 78K/III series are being used.

(3) Stack pointer (SP)

This register is a 24-bit pointer for holding the start address of the stack. The 4 high-order bits must be set to 0.

Fig. 4-5 Format of Stack Pointer (SP)



4.2.3 Special Function Registers (SFRs)

The special function registers are registers with special functions such as mode registers and control registers for built-in peripheral hardware. The special function registers are mapped onto the 256-byte space between 0FF00H and 0FFFFHNote.

Note Applicable when the LOCATION 0 instruction is executed. FFF00H-FFFFH when the LOCATION 0FH instruction is executed.

Caution Never attempt to access addresses in this area where no SFR is allocated. Otherwise, the μ PD78F4943 may be placed in the deadlock state. The deadlock state can be cleared only by a reset.

Table 4-1 lists the special function registers (SFRs). The titles of the table columns are explained below.

•	Abbreviation	Symbol used to represent a built-in SFR. The abbreviations listed in the table are
		reserved words for the NEC assembler (RA78K4). The C compiler (CC78K4) allows
		the abbreviations to be used as sfr variables of bit type with the #pragma sfr command.
•	R/W	Indicates whether each SFR allows read and/or write operations.
		R/W: Allows both read and write operations.
		R : Allows read operations only.

W : Allows write operations only.

Manipulatable bits Indicates the maximum number of bits that can be manipulated whenever an SFR is
manipulated. An SFR that supports 16-bit manipulation can be described in the sfrp
operand. For address specification, an even-numbered address must be specified.

An SFR that supports 1-bit manipulation can be described in a bit manipulation instruction.

When reset Indicates the state of each register when RESET is applied.

■ 6427525 D100978 T3T ■

Table 4-1 Special Function Registers (SFRs) (1/3)

AddressNote	Special function register (SFR) name	Ahh	reviation	RW	Manipulatable bits			M/hom no set
	- Francisco (e. 11) name	7,00			1 bit	8 bits	16 bits	When reset
0FF00H	Port 0	P0	P0		0	0	_	Undefined
0FF01H	Port 1	P1	P1		0	0	-	
0FF02H	Port 2	P2	P2		0	0	_	
0FF03H	Port 3	РЗ		R/W	0	0	-	
0FF04H	Port 4	P4		7	0	0	-	
0FF05H	Port 5	P5		7	0	0	_	
0FF06H	Port 6	P6		1	0	0	-	00H
0FF07H	Port 7	P7		1	0	0	-	Undefined
0FF0AH	Port 10	P10		1	0	0	_	
0FF10H	Compare register (timer/counter 0)	CR00		1	_	_	0	
0FF12H	Capture/compare register (timer/counter 0)	CR01		1	_	_	0	
0FF14H	Compare register L (timer/counter 1)	CR10	CR10W	7	-	0	0	
0FF15H	Compare register H (timer/counter 1)	-	1		-	-		
0FF16H	Capture/compare register L (timer/counter 1)	CR11	CR11W	7	-	0	0	
0FF17H	Capture/compare register H (timer/counter 1)	T -	7		_	_		
0FF18H	Compare register L (timer/counter 2)	CR20	CR20W	1 .	_	0	0	
0FF19H	Compare register H (timer/counter 2)	1 -	1		-	_	ļ	
0FF1AH	Capture/compare register L (timer/counter 2)	CR21	CR21W	1	-	0	0	
0FF1BH	Capture/compare register H (timer/counter 2)	-			_			
0FF1CH	Compare register L (timer 3)	CR30	CR30W		_	0	0	
0FF1DH	Compare register H (timer 3)	-	7		- 1			
0FF20H	Port 0 mode register	PM0			0	0	_	FFH
0FF21H	Port 1 mode register	PM1		1	0	0	_	
0FF23H	Port 3 mode register	РМЗ		1	0	0	-	
0FF24H	Port 4 mode register	PM4			0	0		
0FF25H	Port 5 mode register	PM5		1	0	0	_	
0FF26H	Port 6 mode register	PM6			0	0		
0FF27H	Port 7 mode register	PM7			0	0	-	
0FF2AH	Port 10 mode register	PM10			0	0	-	
0FF30H	Capture/compare control register 0	CRC0			-	0	_	10H
0FF31H	Timer output control register	TOC			0	0	-	00H
0FF32H	Capture/compare control register 1	CRC1			-	0	-	
0FF33H	Capture/compare control register 2	CRC2			-	0	-	10H
0FF36H	Capture register (timer/counter 0)	CR02		R	-	_	0	0000Н
0FF38H	Capture register L (timer/counter 1)	CR12 CR12W			-	0	0	
0FF39H	Capture register H (timer/counter 1)	-			-	-		
0FF3AH	Capture register L (timer/counter 2)	CR22	CR22 CR22W		_	0	0	
0FF3BH	Capture register H (timer/counter 2)	-			-	_		
0FF43H	Port 3 mode control register	РМСЗ		R/W	. 0	0	_	00H

Note Applicable when the LOCATION 0 instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to each address.

Table 4-1 Special Function Registers (SFRs) (2/3)

AddressNote	Special function register (SFR) name		Abbroviation		Manipulatable bits				
Audiessina	Special function register (SFR) name	function register (SFR) name Abbreviation		R/W	1 bit	8 bits	16 bits	When reset	
0FF4AH	Port 10 mode control register	PMC10		R/W	0	0	_	00H	
0FF4EH	Register L for optional pull-up resistor	PUOL			0	0	-		
0FF4FH	Register H for optional pull-up resistor	PUOH			0	0	-		
0FF50H	Timer register 0	TM0		R	-	_	0	0000H	
0FF51H					-	-			
0FF52H	Timer register 1	TM1 TM1W			-	0	0		
0FF53H		-			-	-			
0FF54H	Timer register 2	TM2	TM2W		-	0	0		
0FF55H		_	1			-			
0FF56H	Timer register 3	ТМЗ	тмзw		_	0	0		
0FF57H		_			_	-			
0FF5CH	Prescaler mode register 0	PRM0		R/W	-	0	-	11H	
0FF5DH	Timer control register 0	TMC0			0	0	-	00H	
0FF5EH	Prescaler mode register 1	PRM1			-	0	_	11H	
0FF5FH	Timer control register 1	TMC1			0	0	-	00H	
0FF68H	A/D converter mode register	ADM			0	0	_		
0FF6AH	A/D conversion result register	ADCR		R	_	0	-	Undefined	
0FF7DH	One-shot pulse output control register	OSPC		R/W	0	0	-	00H	
0FF80H	Synchronous serial interface mode register 3	CSIM3			0	0	_		
0FF82H	Synchronous serial interface mode register 0	CSIM0			0	0	_		
0FF86H	Serial shift register: IOE0	S100			-	0	_	Undefined	
0FF8EH	Serial shift register: IOE3	SIO3			_	0	_		
0FFA0H	External interrupt mode register 0	INTMO			0	0	_	00H	
0FFA1H	External interrupt mode register 1	INTM1			0	0	_		
0FFA8H	In-service priority register	ISPR		R	0	0	-		
0FFAAH	Interrupt mode control register	IMC		R/W	0	0	-	80H	
0FFACH	Interrupt mask register 0L	MKOL	мко		0	0	0	FFFFH	
0FFADH	Interrupt mask register 0H	МКОН		Ì	0	0			
0FFAEH	Interrupt mask register 1L	MK1L MK1			0	0	0		
0FFAFH	Interrupt mask register 1H	MK1H			0	0			
0FFB1H	Flash read buffer register	FLRB		R	_	0	-	Undefined	
0FFB2H	Flash write buffer register	FLWB		W	-	0	-		
0FFB3H	Flash address pointer register L	FLAPL		R/W	_	0	-	00H	
0FFB4H	Flash address pointer register M	FLAPM			- 1	0	-		
0FFB5H	Flash address pointer register H	FLAPH		ļ	-	0	-		
0FFB7H	Flash programming mode control register	FLPMC			0	0	-	08H	
0FFB8H	Register 0 for specifying the chip select output space	CSA0		İ	0	0		0FH	
0FFB9H	Register 1 for specifying the chip select output space	CSA1		ļ	0	0	_	00H	

Note Applicable when the LOCATION 0 instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to each address.

■ 6427525 0100980 698 **■**

Table 4-1 Special Function Registers (SFRs) (3/3)

AddressNote 1	Special function register (SFR) name	Abbreviation	R/W	Manipulatable bits			
				1 bit	8 bits	16 bits	When reset
0FFC0H	Standby control register	STBC	R/W	_	ONote 2	-	30H
0FFC2H	Watchdog timer mode register	WDM	1	_	○Note 2	-	00H
0FFC3H	External bus type select register	EBTS	1	0	0	_	
0FFC4H	Memory expansion mode register	ММ		0	0	_	20H
0FFC5H	Hold mode register	HLDM		0	0	_	00H
0FFC6H	Clock output mode register	CLOM		0	0	_	
0FFC7H	Programmable wait control register 1	PWC1		_	0	_	AAH
0FFC8H	Programmable wait control register 2	PWC2		_	-	0	AAAAH
0FFCCH	Refresh mode register	RFM		0	0	_	00H
0FFCDH	Refresh area specification register	RFA		0	0	-	
0FFCFH	Oscillation settling time specification register	OSTS		_	0	_	
0FFD0H-	External SFR area	_		0	0	_	_
0FFDFH							
0FFE0H	Interrupt control register (INTP0)	PIC0		0	0	_	43H
0FFE1H	Interrupt control register (INTP1)	PIC1		0	0	_	
0FFE2H	Interrupt control register (INTP2)	PIC2		0	0	-	
0FFE3H	Interrupt control register (INTP3)	PIC3]	0	0	_	
0FFE4H	Interrupt control register (INTC00)	CIC00		0	0	_	
0FFE5H	Interrupt control register (INTC01)	CIC01	ľ	0	0	_	
0FFE6H	Interrupt control register (INTC10)	CIC10		0	0		
0FFE7H	Interrupt control register (INTC11)	CIC11	Ī	0	0	_	
0FFE8H	Interrupt control register (INTC20)	CIC20	Ī	0	0	_	
0FFE9H	Interrupt control register (INTC21)	CIC21		0	0	_	
0FFEAH	Interrupt control register (INTC30)	CIC30	ļ	0	0	_	
0FFEBH	Interrupt control register (INTP4)	PIC4	ļ	0	0	_	•
0FFECH	Interrupt control register (INTP5)	PIC5	İ	0	0	_	
0FFEDH	Interrupt control register (INTAD)	ADIC	İ	0	0	_	
0FFF1H	Interrupt control register (INTCSI0)	CSIICO	Ī	0	0		
0FFF9H	Interrupt control register (INTCSI3)	CSIIC3	-	0	0	_	

Notes 1. Applicable when the LOCATION 0 instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to each address.

2. A write operation can be performed only with special instructions MOV STBC,#byte and MOV WDM,#byte. Other instructions cannot perform a write operation.

5. FLASH MEMORY

The 56K-byte flash memory is incorporated.

This flash memory can be cleared or written by the dedicated writer and modified by the program.

A +10 V power supply is needed to modify the flash memory (see **Fig. 5-1**). The boot area is provided in the flash memory to store the program to modify the flash memory. The area cannot be cleared by the program. The size of the area can be selected from 4K, 8K, or 12K bytes by the software (see **Fig. 5-2**).

Fig. 5-1 Circuit for Modifying the Flash Memory





Fig. 5-2 Boot Area



Notes 1. 3000H/2000H/1000H

2. 2FFFH/1FFFH/0FFFH

6. PERIPHERAL HARDWARE FUNCTIONS

6.1 PORTS

The ports shown in Fig. 6-1 are provided to enable the application of wide-ranging control. Table 6-1 lists the functions of the ports. For the inputs to port 0 to port 6 and port 10, a built-in pull-up resistor can be specified by software.

P00 Port 0 PÒ7 Port 1 P20-P27 Port 2 Port 3 **P37** P40 Port 4 P47 P50 Port 5 P57 P60 Port 6 P67 P70 Port 7 **P**77 Port 10 P107

Fig. 6-1 Port Configuration

Table 6-1 Port Functions

Port name	Pin	Function	Pull-up specification by software
Port 0	P00-P07	Bit-by-bit input/output setting supported Capable of driving transistors	Specified as a batch for all pins placed in input mode.
Port 1	P10, P11	Bit-by-bit input/output setting supported	Specified as a batch for all pins placed in input mode.
Port 2	P20-P27	Input port	Specified for the 6 bits (P22-P27) as a batch.
Port 3	P30-P37	 Bit-by-bit input/output setting supported P32 and P33 can be set to the N-ch open-drain mode. 	Specified as a batch for all pins placed in input mode.
Port 4	P40-P47	Bit-by-bit input/output setting supported	Specified as a batch for all pins placed in input mode.
Port 5	P50-P57	Bit-by-bit input/output setting supported	Specified as a batch for all pins placed in input mode.
Port 6	P60-P67	Bit-by-bit input/output setting supported	Specified as a batch for all pins placed in input mode.
Port 7	P70-P77	Bit-by-bit input/output setting supported	_
Port 10	P100-P107	 Bit-by-bit input/output setting supported Capable of driving LEDs for P100-P103 Capable of driving transistors for P104-P107 P105 and P107 can be set to the N-ch open-drain mode. 	Specified as a batch for all pins placed in input mode.

6.2 CLOCK GENERATOR

A circuit for generating the clock signal required for operation is provided. The clock generator includes a frequency divider; low current consumption can be achieved by operating at a lower internal frequency when high-speed operation is not necessary.

X1 O Oscillator

| Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Value | Val


Fig. 6-2 Block Diagram of Clock Generator

Remark fxx: Oscillator frequency or external clock input

fclk: Internal operating frequency

Fig. 6-3 Examples of Using Oscillator


(1) Crystal/ceramic oscillation




(2) External clock

• When EXTC bit of OSTS = 1

When EXTC bit of OSTS = 0





Caution When using the clock generator, to avoid problems caused by influences such as stray capacitance, run all wiring within the area indicated by the dotted lines according to the following rules:

- · Minimize the wiring length.
- · Wires must never cross other signal lines.
- Wires must never run near a line carrying a large varying current.
- The grounding point of the capacitor of the oscillator circuit must always be at the same potential as Vss1. Never connect the capacitor to a ground pattern carrying a large current.
- · Never extract a signal from the oscillator circuit.

6.3 TIMERS/COUNTERS

Three timer/counter units and one timer unit are incorporated.

Moreover, seven interrupt requests are supported, allowing these units to function as seven timer/counter units.

Table 6-2 Timer/Counter Operation


Item		Name	Timer/counter 0	Timer/counter 1	Timer/counter 2	Timer 3
Count pulse width 8 bits		pits	-	0	0	0
	16	bits	0	0	0	0
Operating mode Interval timer		erval timer	2ch	2ch	2ch	1ch
	External event counter		0	0	0	_
	One-shot timer		-	-	0	_
Function	Tin	ner output	2ch	-	2ch	_
		Toggle output	0	-	0	_
		PWM/PPG output	0	_	0	_
		One-shot pulse outputNote	0	_	_	-
	Pu	lse width measurement	1 input	1 input	2 inputs	_
	Nu	mber of interrupt requests	2	2	2	1

Note The one-shot pulse output function makes the level of a pulse output active by software, and makes the level of a pulse output inactive by hardware (interrupt request signal).


Note that this function differs from the one-shot timer function of timer/counter 2.

Fig. 6-4 Timer/Counter Block Diagram


Timer/counter 0




Timer/counter 1



Timer/counter 2



Timer 3



Remark OVF: Overflow flag

6.4 A/D CONVERTER

An analog/digital (A/D) converter having 8 multiplexed analog inputs (ANI0-ANI7) is incorporated.

The successive approximation system is used for conversion. The result of conversion is held in the 8-bit A/D conversion result register (ADCR). Thus, speedy high-precision conversion can be achieved. (The conversion time is about 7 μ s at fc κ = 17 MHz.)

A/D conversion can be started in any of the following modes:

- Hardware start: Conversion is started by means of trigger input (INTP5).
- Software start: Conversion is started by means of bit setting the A/D converter mode register (ADM).

After conversion has started, one of the following modes can be selected:

- Scan mode: Multiple analog inputs are selected sequentially to obtain conversion data from all pins.
- Select mode: A single analog input is selected at all times to enable conversion data to be obtained continuously.

ADM is used to specify the above modes, as well as the termination of conversion.

When the result of conversion is transferred to ADCR, an interrupt request (INTAD) is generated. Using this feature, the results of conversion can be continuously transferred to memory by the macro service.




Fig. 6-5 Block Diagram of A/D Converter

6.5 SYNCHRONOUS SERIAL INTERFACE

Two independent synchronous serial interface channels (three-wire serial I/O mode: IOE0, IOE3) are incorporated. So, communication with points external to the system and local communication within the system can be performed at the same time. (See **Fig. 6-6**.)




Fig. 6-6 Example of Serial Interfaces

Note Handshake line

In the three-wire serial I/O mode, the master device makes the serial clock active to start transmission, then transfers 1-byte data in phase with the clock.

This mode is designed for communication with a device incorporating a conventional synchronous serial interface. Basically, three lines are used for communication: the serial clock line (\overline{SCK}) and the two serial data lines (SI and SO). Both \overline{SCK} and SO can switch between the CMOS output and the N-ch open-drain output.

In general, a handshake line is required to check the state of reception.

Internal bus Direction control circuit SI00, SI03 Output Shift register latch SO0, SO3 O Switchable between CMOS output and N-ch open-drain output. INTCSIO, Serial clock counter interrupt generator Communication INTCSI3 permission SCKO, SCK3 O Clock control circuit 1/2n Switchable between CMOS output and N-ch open-drain output. Communication inhibition or external clock selection

Fig. 6-7 Block Diagram of Three-Wire Serial I/O Mode

Remark fxx: Oscillator frequency or external clock input n = 3 to 8


6427525 0100990 537 📟

6.6 CLOCK OUTPUT FUNCTION

The frequency of the CPU clock signal can be divided for output to a point external to the system. Moreover, the port can be used as a 1-bit port.

The ASTB pin is also used for the CLKOUT pin, so that when this function is used, the local bus interface cannot be used.

Fig. 6-8 Block Diagram of Clock Output Function



6.7 EDGE DETECTION FUNCTION

The interrupt input pins (NMI, INTP0-INTP5) are used to apply not only interrupt requests but also trigger signals for the built-in circuits. As these pins are triggered by an edge (rising or falling) of an input signal, a function for edge detection is incorporated. Moreover, a noise suppression function is provided to prevent erroneous edge detection caused by noise.

Pin	Detectable edge	Noise suppression method		
NMI	Rising edge or falling edge	Analog delay		
INTP0-INTP3	Rising edge or falling edge, or both edges	Clock samplingNote		
INTP4, INTP5		Analog delay		

Note INTP0 is used for sampling clock selection.

6.8 WATCHDOG TIMER

A watchdog timer is incorporated for CPU runaway detection. The watchdog timer, if not cleared by software within a specified interval, generates a nonmaskable interrupt. Furthermore, once watchdog timer operation is enabled, it cannot be disabled by software. The user can specify whether priority is placed on an interrupt based on the watchdog timer or on an interrupt based on the NMI pin.

fcux/2²¹
fcux/2²⁰
fcux/2¹⁹
fcux/2¹⁷

Clear signal

Fig. 6-9 Block Diagram of Watchdog Timer



7. INTERRUPT FUNCTION

Table 7-1 lists the interrupt request handling modes. These modes are selected by software.

Table 7-1 Interrupt Request Handling Modes

Handling mode	Handled by	Handling	PC and PSW contents
Vectored interrupt	Software	Branches to a handling routine for execution (arbitrary handling).	The PC and PSW contents are pushed to and popped from the stack.
Context switching		Automatically selects a register bank, and branches to a handling routine for execution (arbitrary handling).	The PC and PSW contents are saved to and read from a fixed area in the register bank.
Macro service	Firmware	Performs operations such as memory-to-I/O-device data transfer (fixed handling).	Maintained

7.1 INTERRUPT SOURCE

An interrupt can be issued from any one of the interrupt sources listed in Table 7-2: execution of BRK and BRKCS instructions, an operand error, or any of the 18 other interrupt sources.

Four levels of interrupt handling priority can be set. Priority levels can be set to nest control during interrupt handling or to concurrently generate interrupt requests. Nested macro services, however, are performed without suspension.

When interrupt requests having the same priority level are generated, they are handled according to the default priority (fixed). (See **Table 7-2**.)



Table 7-2 Interrupt Sources

Tuna	Default		Source	Internal/	Macro
Туре	priority	Name	Trigger	external	service
Software	re – BRK instruction		Instruction execution	-	_
		BRKCS instruction			
		Operand error	When the MOV STBC,#byte, MOV WDM,#byte, or LOCATION instruction is executed, exclusive OR of the byte operand and byte does not produce FFH.		
Nonmaskable	-	NMI	Detection of edge input on the pin	External	-
		WDT	Watchdog timer overflow	Internal	
Maskable	0 (highest)	INTP0	Detection of edge input on the pin (TM1/TM1W capture trigger, TM1/TM1W event counter input)	External	Enabled
	1	INTP1	Detection of edge input on the pin (TM2/TM2W capture trigger, TM2/TM2W event counter input)		
	2	INTP2	Detection of edge input on the pin (TM2/TM2W capture trigger, TM2/TM2W event counter input)		
	3	INTP3	Detection of edge input on the pin (TM0 capture trigger, TM0 event counter input)		•
	4	INTC00	TM0-CR00 match signal issued		Enabled
	5	INTC01	TM0-CR01 match signal issued		
	6	INTC10	TM1-CR10 match signal issued (in 8-bit operation mode) TM1W-CR10W match signal issued (in 16-bit operation mode)		
	7	INTC11	TM1-CR11 match signal issued (in 8-bit operation mode) TM1W-CR11W match signal issued (in 16-bit operation mode)		
	8	INTC20	TM2-CR20 match signal issued (in 8-bit operation mode) TM2W-CR20W match signal issued (in 16-bit operation mode)		
	9	INTC21	TM2-CR21 match signal issued (in 8-bit operation mode) TM2W-CR21W match signal issued (in 16-bit operation mode)		
	10	INTC30	TM3-CR30 match signal issued (in 8-bit operation mode) TM3W-CR30W match signal issued (in 16-bit operation mode)		
	11	INTP4	Detection of edge input on the pin	External	Enabled
	12	INTP5	Detection of edge input on the pin		
	13	INTAD	A/D converter processing completed (ADCR transfer)	Internal	Enabled
	14	INTCSI0	CSI0 transfer completed		
	15 (lowest)	INTCSI3	CSI3 transfer completed		

Remark CSI: Synchronous serial interface



7.2 VECTORED INTERRUPT

When a branch to an interrupt handling routine occurs, the vector table address corresponding to the interrupt source is used as the branch address.

Interrupt handling by the CPU consists of the following operations:

- When a branch occurs : Save the CPU status (PC and PSW contents) to the stack.
- When control is returned: Restore the CPU status (PC and PSW contents) from the stack.

To return control from the handling routine to the main routine, use the RETI instruction. The branch destination addresses must be within the range of 0 to FFFFH.

Table 7-3 Vector Table Address

Interrupt source	Vector table address
BRK instruction	003EH
Operand error	003CH
NMI	0002H
WDT	0004H
INTP0	0006H
INTP1	0008Н
INTP2	000AH
INTP3	000CH
INTC00	000EH
INTC01	0010H
INTC10	0012H
INTC11	0014H
INTC20	0016H
INTC21	0018H
INTC30	001AH
INTP4	001CH
INTP5	001EH
INTAD	0020H
INTCSI0	0028H
INTCSI3	0038H

7.3 CONTEXT SWITCHING

When an interrupt request is generated, or when the BRKCS instruction is executed, an appropriate register bank is selected by the hardware. Then, a branch to a vector address stored in that register bank occurs. At the same time, the contents of the current program counter (PC) and program status word (PSW) are stacked in the register bank.

The branch address must be within the range of 0 to FFFFH.

0000B 7 Transfer Register bank (0-7) Register bank n (n = 0-7) PC19-16 PC15-0 Χ С В 6 Exchange ② Save R5 R4 (Bits 8 to 11 of R7 R6 temporary register) Save ٧ VP U UP ③ Switching between register banks Temporary register $(RBS0-RBS2 \leftarrow n)$ Т D Ε `RSS ← 0 `\ 4 (IE ← 0) W Н L 1 Save **PSW**

Fig. 7-1 Context Switching Caused by an Interrupt Request

7.4 MACRO SERVICE

The macro service function enables data transfer between memory and special function registers (SFRs) without requiring the intervention of the CPU. The macro service controller accesses both memory and SFRs within the same transfer cycle to directly transfer data without having to perform data fetch.

Since the CPU status is neither saved nor restored, nor is data fetch performed, high-speed data transfer is possible.





Fig. 7-2 Macro Service


7.5 EXAMPLES OF MACRO SERVICE APPLICATIONS

(1) Serial interface transmission



Each time macro service request (INTCSI0) is generated, the next transmission data is transferred from memory to SIO0. When data n (last byte) has been transferred to SO0 (that is, once the transmission data storage buffer becomes empty), vectored interrupt request INTCSI0 is generated.

(2) Serial interface reception



Each time macro service request (INTCSI3) is generated, reception data is transferred from SIO3 to memory. When data n (last byte) has been transferred to memory (that is, once the reception data storage buffer becomes full), vectored interrupt request (INTCSI3) is generated.

8. LOCAL BUS INTERFACE

The local bus interface enables the connection of external memory and I/O devices (memory-mapped I/O). It supports a 1M-byte memory space. (See **Fig. 8-1**.)




Fig. 8-1 Example of Local Bus Interface

8.1 MEMORY EXPANSION


By adding external memory, program memory or data memory can be expanded, 256 bytes at a time, to approximately 1M byte (seven steps).



8.2 MEMORY SPACE

The 1M-byte memory space is divided into eight spaces, each having a logical address. Each of these spaces can be controlled using the programmable wait and pseudo-static RAM refresh functions.

Fig. 8-2 Memory Space



8.3 PROGRAMMABLE WAIT

When the memory space is divided into eight spaces, a wait state can be separately inserted for each memory space while the RD or WR signal is active. This prevents the overall system efficiency from being degraded even when memory devices having different access times are connected.

In addition, an address wait function that extends the ASTB signal active period is provided to produce a longer address decode time. (This function is set for the entire space.)

8.4 PSEUDO-STATIC RAM REFRESH FUNCTION

Refresh is performed as follows:

· Pulse refresh

: A bus cycle is inserted where a refresh pulse is output on the REFRQ pin at regular intervals. When the memory space is divided into eight, and a specified area is being accessed, refresh pulses can also be output on the REFRQ pin as the memory is being accessed. This can prevent the refresh cycle from suspending normal memory access.

• Power-down self-refresh: In standby mode, a low-level signal is output on the REFRQ pin to maintain the contents of pseudo-static RAM.

8.5 BUS HOLD FUNCTION

A bus hold function is provided to facilitate connection to devices such as a DMA controller. Suppose that a bus hold request signal (HLDRQ) is received from an external bus master. In this case, upon the completion of the bus cycle being performed, the address bus, address/data bus, ASTB, RD, and WR pins are placed in the high-impedance state, and the bus hold acknowledge signal (HLDAK) is made active to release the bus for the external bus master.

While the bus hold function is being used, the external wait and pseudo-static RAM refresh functions are disabled.

8.6 CHIP SELECT OUTPUT

The CS0 and CS1 outputs control the external device. The address decoder which has been configured in the external circuitry can be omitted.

These two chip select outputs can be activated separately for any memory spaces divided into eight spaces shown in Fig. 8-3.

Set the specified data to the 8-bit registers that specify the chip select output space (CSA0 and CSA1) to specify the memory space for which CS0 or CS1 is activated.

Correspondence to CSAn (n = 0, 1) **FFFFFH** CSAn7 512K bytes 80000H **7FFFFH** 256K bytes CSAn6 40000H 3FFFFH 128K bytes CSAn5 20000H 1FFFFH C\$An4 64K bytes 10000H **OFFFFH** 4K bytes CSAn3 0F000H 0EFFFH 2K bytes CSAn2 0E800H 0E7FFH 2K bytes CSAn1 0E000H **ODFFFH** 56K bytes CSAn0 00000H

Fig. 8-3 Memory Space for Chip Select Output

8.7 SEPARATE BUS FUNCTION

Port 0 can be used as 8 low-order bits of the address bus. This function provides an interface to the memory device without adding an address latch externally.

9. STANDBY FUNCTION


The standby function allows the power consumption of the chip to be reduced. The following standby modes are supported:

- HALT mode: The CPU operation clock is stopped. By occassionally inserting the HALT mode during normal operation, the overall average power consumption can be reduced.
- IDLE mode: The entire system is stopped, with the exception of the oscillator circuit. This mode consumes
 only very little more power than STOP mode, but normal program operation can be restored in
 almost as little time as that required to restore normal program operation from HALT mode.
- STOP mode: The oscillator is stopped. All operations in the chip stop, such that only leakage current flows.

These modes can be selected by software.

A macro service can be initiated in HALT mode.

Fig. 9-1 Standby Mode Status Transition



- Notes 1. INTP4 and INTP5 are applied when not masked.
 - 2. Only when the interrupt request is not masked

Remark NMI is enabled only by external input. The watchdog timer cannot be used to release one of the standby modes (STOP or IDLE mode).

10. RESET FUNCTION

Applying a low-level signal to the RESET pin initializes the internal hardware (reset status). When the RESET input makes a low-to-high transition, the following data is loaded into the program counter (PC):

Eight low-order bits of the PC : Contents of location at address 0000H
 Intermediate eight bits of the PC : Contents of location at address 0001H

• Four high-order bits of the PC : 0

The PC contents are used as a branch destination address. Program execution starts from that address. Therefore, a reset start can be performed from an arbitrary address.

The contents of each register can be set by software, as required.

The RESET input circuit contains a noise eliminator to prevent malfunctions caused by noise. This noise eliminator is an analog delay sampling circuit.

Delay Initialize PC Execute instruction at reset start address

Internal reset signal

Start reset End reset

Fig. 10-1 Accepting a Reset

For power-on reset, the RESET signal must be held active until the oscillation settling time (approximately 40 ms) has elapsed.




Fig. 10-2 Power-On Reset

11. INSTRUCTION SET

(1) 8-bit instructions (The instructions enclosed in parentheses are implemented by a combination of operands, where A is described as r.)

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKNE, CMPBKNE, CMPBKNE, CMPBKNE, CHKL, CHKLA

Table 11-1 Instructions Implemented by 8-Bit Addressing

2nd operand 1st operand	#byte	A	r r	saddr saddr	sfr	!addr16 !!addr24	mem [saddrp] [%saddrg]	r3 PSWL PSWH	[WHL+]	n	None Note :
A	(MOV) ADDNote 1	(MOV) (XCH) (ADD)Note 1	MOV XCH (ADD)Note 1	(MOV)Note 6 (XCH)Note 6 (ADD)Notes 1, 6	(XCH)	(MOV) (XCH) ADDNote 1	MOV XCH ADDNote 1	MOV	(MOV) (XCH) (ADD)Note 1		
r	MOV ADDNote 1	(MOV) (XCH) (ADD)Note 1	MOV XCH ADDNote 1	MOV XCH ADDNote 1	MOV XCH ADDNote 1	MOV MOV				RORNote 3	MULU DIVUW INC DEC
saddr	MOV ADDNote 1	(MOV)Note 6 (ADD)Note 1	MOV ADDNote 1	MOV XCH ADDNote 1							INC DEC DBNZ
sír	MOV ADDNote 1	MOV (ADD)Note 1	MOV ADDNote 1								PUSH POP CHKL CHKLA
laddr16 !laddr24	MOV	(MOV) ADDNote 1	MOV			·					
mem [saddrp] [%saddrg]		MOV ADDNote 1									
mem3											ROR4 ROL4
r3 PSWL PSWH	MOV	MOV									
B, C							·				DBNZ
STBC, WDM	MOV										
[TDE+] [TDE-]		(MOV) (ADD)Note 1 MOVMNote 4							MOVBKNote 5		

Notes 1. ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as ADD.

- 2. There is no second operand, or the second operand is not an operand address.
- 3. ROL, RORC, ROLC, SHR, and SHL are the same as ROR.
- 4. XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as MOVM.
- 5. XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as MOVBK.
- 6. When saddr is saddr2 with this combination, an instruction with a short code exists.

(2) 16-bit instructions (The instructions enclosed in parentheses are implemented by a combination of operands, where AX is described as rp.)

MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

Table 11-2 Instructions Implemented by 16-Bit Addressing

2nd operand 1st operand	#word	AX	њ, ф	saddrp saddrp'	sfrp	!addr16 !!addr24	mem [saddrp] [%saddrg]	[WHL+]	byte	n	NoneNote 2
AX	(MOVW) ADDWNote 1	(MOVW) (XCHW) (ADD)Note 1	(MOVW) (XCHW) (ADDW)Note 1	(MOVW)Note 3 (XCHW)Note 3 (ADDW)Notes 1,3	1	(MOVW) XCHW	MOVW XCHW	(MOVW) (XCHW)			
ф	MOVW ADDWNote 1	(MOVW) (XCHW) (ADDW)Note 1	MOVW XCHW ADDWNote 1	MOVW XCHW ADDWNote 1	MOVW XCHW ADDWNote 1	MOVW				SHRW	MULWNote 4 INCW DECW
saddrp	MOVW ADDWNote 1	(MOVW)Note 3 (ADDW)Note 1	MOVW ADDWNote 1	MOVW XCHW ADDWNote 1							INCW
sfrp	MOVW ADDWNote 1	MOVW (ADDW)Note 1	MOVW ADDWNote 1								PUSH
!addr16 !!addr24	MOVW	(MOVW)	MOVW						MOVTBLW		
mern [saddrp] [%saddrg]		MOVW									
PSW											PUSH POP
	ADDWG SUBWG							-			
post											PUSH POP PUSHU POPU
[TDE+]		(MOVW)						SACW			
byte		:									MACW MACSW

Notes 1. SUBW and CMPW are the same as ADDW.

- 2. There is no second operand, or the second operand is not an operand address.
- 3. When saddrp is saddrp2 with this combination, an instruction with a short code exists.
- 4. MULUW and DIVUX are the same as MULW.

(3) 24-bit instructions (The instructions enclosed in parentheses are implemented by a combination of operands, where WHL is described as rg.)

MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

Table 11-3 Instructions Implemented by 24-Bit Addressing

2nd operand 1st operand	#imm24	WHL	rg rgʻ	saddrg	!laddr24	mem1	[%saddrg]	SP	NoneNote
WHL	(MOVG) (ADDG) (SUBG)	(MOVG) (ADDG) (SUBG)	(MOVG) (ADDG) (SUBG)	(MOVG) ADDG SUBG	(MOVG)	MOVG	MOVG	MOVG	
rg	MOVG ADDG SUBG	(MOVG) (ADDG) (SUBG)	MOVG ADDG SUBG	MOVG	MOVG				INCG DECG PUSH POP
saddrg		(MOVG)	MOVG						
!!addr24		(MOVG)	MOVG						<u> </u>
mem1		MOVG							
[%saddrg]		MOVG							
SP	MOVG	MOVG							INCG DECG

Note There is no second operand, or the second operand is not an operand address.



(4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

Table 11-4 Bit Manipulation Instructions Implemented by Addressing

2nd operand 1st operand	CY	saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit	/saddr.bit /sfr.bit /A.bit /X.bit /PSWL.bit /PSWH.bit /mem2.bit /!addr16.bit /!!addr24.bit	NoneNote
CY		MOV1 AND1 OR1 XOR1	AND1 OR1	NOT1 SET1 CLR1
saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit	MOV1			NOT1 SET1 CLR1 BF BT BTCLR BFSET

Note There is no second operand, or the second operand is not an operand address.

(5) Call/return instructions and branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

Table 11-5 Call/Return and Branch Instructions Implemented by Addressing

Instruction address operand	\$addr20	\$!addr20	!addr16	!!addr20	ф	rg	[db]	[rg]	!addr11	[addr5]	RBn	None
Basic instruction	BCNote BR	CALL BR	CALL BR RETCS RETCSB	CALL BR	CALL BR	CALL BR	CALL BR	CALL BR	CALLF	CALLF	BRKCS	BRK RET RETI RETB
Composite instruction	BF BT BTCLR BFSET DBNZ											


Note BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, and BH are the same as BC.

(6) Other instructions


ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS

12. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×14)



detail of lead end




NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		NOUS.
ITEM	MILLIMETERS	INCHES
A	17.20±0.20	0.677±0.008
В	14.00±0.20	0.551 ^{+0.009} -0.008
C	14.00±0.20	0.551 ^{+0.009} -0.008
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
н	0.32±0.06	0.013+0.002
ì	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	0.031+0.009
М	0.17 <u>+</u> 0.03 -0.07	0.007+0.001
N	0.10	0.004
P	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
s	1.70 MAX.	0.067 MAX.
		P80GC-65-8BT

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	0.551 ^{+0.009} -0.008
С	14.0±0.2	0.551 ^{+0.009} -0.008
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
н	0.30±0.10	0.012 ^{+0.004} -0.005
ı	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 ^{+0.009} -0.008
М	0.15 ^{+0.10} -0.05	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S80GC-65-3B9-4



APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78F4943.

Language Processing Software

RA78K4Note 1	Assembler package for all 78K/IV series models
CC78K4Note 1	C compiler package for all 78K/IV series models
CC78K4-LNote 1	C compiler library source file for all 78K/IV series models

Flash Memory Write Tools

Flashpro	Dedicated flash writer.
	The Flashpro is a product from NAITO DENSEI MACHIDA SEISAKUSHO CO., LTD.

Debugging Tools

IE-784000-R	In-circuit emulator for all 78K/IV series models
IE-784000-R-BK	Break board for all 78K/IV series models
IE-784943-R-EM1 IE-784000-R-EM	Emulation board for evaluating μPD78F4943 sub-series models
IE-70000-98-IF-B	Interface adapter when the PC-9800 series computer (other than a notebook) is used as the host machine
IE-70000-98N-IF	Interface adapter and cable when a PC-9800 series notebook is used as the host machine
IE-70000-PC-IF-B	Interface adapter when the IBM PC/ATTM is used as the host machine
IE-78000-R-SV3	Interface adapter and cable when the EWS is used as the host machine
EP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT and GC-3B9 types) for all μ PD78F4943 sub-series
EV-9200GC-80	Socket for mounting on target system board made for 80-pin plastic QFP (GC-8BT and GC-3B9 types)
SM78K4Note 3	System simulator for all 78K/IV series models
ID78K4Note 3	Integrated debugger for IE-784000-R
DF784943Note 4	Device file for all μPD78F4943 sub-series models

Real-time OS

RX78K/IVNote 4	Real-time OS for 78K/IV series models
MX78K4Note 2	OS for all 78K/IV series models

Remark The RA78K4, CC78K4, SM78K4, and ID78K4 are used with the DF784943.

Notes 1. • Based on PC-9800 series (MS-DOSTM)

- Based on IBM PC/AT and compatibles (PC DOSTM, WindowsTM, MS-DOS, and IBM DOSTM)
- Based on HP9000 series 700TM (HP-UXTM)
- Based on SPARCstationTM (SunOSTM)
- Based on NEWSTM (NEWS-OSTM)
- 2. Based on PC-9800 series (MS-DOS)
 - Based on IBM PC/AT and compatibles (PC DOS, Windows, MS-DOS, and IBM DOS)
- 3. Based on PC-9800 series (MS-DOS + Windows)
 - Based on IBM PC/AT and compatibles (PC DOS, Windows, MS-DOS, and IBM DOS)
 - Based on HP9000 series 700 (HP-UX)
 - Based on SPARCstation (SunOS)
- 4. Based on PC-9800 series (MS-DOS)
 - Based on IBM PC/AT and compatibles (PC DOS, Windows, MS-DOS, and IBM DOS)
 - Based on HP9000 series 700 (HP-UX)
 - Based on SPARCstation (SunOS)



APPENDIX B RELATED DOCUMENTS

Documents Related to Devices

Document name	Docume	Document No.		
Document hame	Japanese	English		
μPD78F4943 Preliminary Product Information	U11783J	This manual		
μΡD78F4943 Sub-Series User's Manual, Hardware	To be released soon	To be created		
μPD78F4943 Sub-Series Special Function Registers	U11782J	_		
78K/IV Series User's Manual, Instruction	U10905J	U10905E		
78K/IV Series Instruction Summary Sheet	U10594J	_		
78K/IV Series Instruction Set	U10595J	****		
78K/IV Series Application Note, Software Basic	U10095J	<u>-</u>		

Documents Related to Development Tools (User's Manual)

Document name		Document No.	
		Japanese	English
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K Series Library Source File		EEU-777	_
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller PC-9800 Series (MS-DOS) Base		EEU-704	EEU-1291
PG-1500 Controller IBM PC Series (PC DOS) Base		EEU-5008	U10540E
IE-784000-R		EEU-5004	EEU-1534
IE-784943-R-EM1		To be created	_
EP-78230		EEU-985	EEU-1515
SM78K4 System Simulator Windows Base	Reference	U10093J	U10093E
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E
ID78K4 Integrated Debugger	Reference	U10440J	U10440E

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.



Documents Related to Software to Be Incorporated into the Product (User's Manual)

Document name		Document No.	
		Japanese	English
78K/IV Series Real-Time OS	Series Real-Time OS Basic	U10603J	
	Installation	U10604J	
	Debugger	U10364J	
OS for 78K/IV Series MX78K4		To be created	

Other Documents

Document name	Document No.	
Souther Harrie	Japanese	English
IC Package Manual	C10943X	
SMD Surface Mount Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	IEI-620	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	-
Guide to Quality Assurance for Semiconductor Device	MEI-603	MEI-1202
Guide for Products Related to Micro-Computer: Other Companies	MEI-604	_

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.