

#### Description

$\mu$ PD71082 and  $\mu$ PD71083 are CMOS 8-bit transparent latches with three-state output buffers. They are used as bus buffers or bus multiplexers in microprocessor systems. Their high-drive capability makes them suitable for data latch, buffer, or I/O port applications.

#### Features


- CMOS technology
- 8-bit parallel data register
- Three-state output buffer
- High drive capability output buffer ( $I_{OL} = 12 \text{ mA}$ )
- $\mu$ PD8085A, 8048, 8086, 8088,  $\mu$ PD70108/116, and  $\mu$ PD70208/216 system compatible
- $\mu$ PD71082 — non-inverted output;  $\mu$ PD71083 — inverted output
- Single +5 V  $\pm 10\%$  power supply
- Transparent operation
- Industrial temperature range: -40 to +85°C

#### Ordering Information

Part Number	Package	Output
$\mu$ PD71082C	20-pin plastic DIP	Non-inverted
$\mu$ PD71082G	20-pin plastic SOP	
$\mu$ PD71083C	20-pin plastic DIP	Inverted
$\mu$ PD71083G	20-pin plastic SOP	


#### Pin Configurations

##### 20-Pin Plastic DIP



83-000225A

##### 20-Pin Plastic SOP



83-004227A

5h

#### Pin Identification

Symbol	Function
DI <sub>0</sub> -DI <sub>7</sub>	Data input, bits 0-7
DO <sub>0</sub> -DO <sub>7</sub> /DŌ <sub>0</sub> -DŌ <sub>7</sub>	Data output, bits 0-7; non-inverted ( $\mu$ PD71082) or inverted ( $\mu$ PD71083)
STB	Strobe input
OE	Output enable input
V <sub>DD</sub>	+5 V power supply
V <sub>SS</sub>	Ground

**PIN FUNCTIONS****DI<sub>0</sub>-DI<sub>7</sub> (Data Input)**

DI<sub>0</sub>-DI<sub>7</sub> are data input lines to the 8-bit data latch. Data on DI lines passes through the latch while STB is high. The data is latched to DO/DO with the falling edge of STB.

**DO<sub>0</sub>-DO<sub>7</sub>/D<sub>O</sub><sub>0</sub>-D<sub>O</sub><sub>7</sub> (Data Output)**

DO<sub>0</sub>-DO<sub>7</sub>/D<sub>O</sub><sub>0</sub>-D<sub>O</sub><sub>7</sub> are the three-state data output lines from the 8-bit data latch. When OE is high, these lines go into the high-impedance state. When OE is low, data from the latch is output, either non-inverted ( $\mu$ PD71082) or inverted ( $\mu$ PD71083).

**STB (Strobe)**

STB is the input strobe signal for the 8-bit latch. When STB is high, data on the DI lines passes through the 8-bit


latch. Data is latched on the falling edge of STB. When STB is low, the DO<sub>0</sub>-DO<sub>7</sub>/D<sub>O</sub><sub>0</sub>-D<sub>O</sub><sub>7</sub> outputs do not change.

**OE (Output Enable)**

OE input is the output enable signal for the three-state DO/DO lines. When OE is high, DO/DO lines are high impedance. When OE is low, data from the 8-bit latch is output to DO<sub>0</sub>-DO<sub>7</sub>/D<sub>O</sub><sub>0</sub>-D<sub>O</sub><sub>7</sub>. See table 1.

**Table 1. Latch Operation**

STB	OE	DO <sub>0</sub> -DO <sub>7</sub> /D <sub>O</sub> <sub>0</sub> -D <sub>O</sub> <sub>7</sub>	8-Bit Data Latch
Low	Low	Latched data from 8-bit data latch is enabled	DI line data has been latched with falling edge of STB (high to low)
	High	High impedance	
High	Low	Data on DI <sub>0</sub> -DI <sub>7</sub>	DI passed through to DO/DO
	High	High impedance	

**Block Diagram**

## FUNCTIONAL DESCRIPTION

The μPD71082 and μPD71083 are 8-bit data latches strobed by the STB signal. They have high-drive capability output buffers controlled by the OE signal. Data on the DI lines is latched by the trailing edge of STB (high to low). When STB is high, data passes through the latch. When OE is high, DO lines are high impedance. When OE is low, the contents of the latches are output on DO<sub>0</sub>-DO<sub>7</sub>. The DO lines are isolated from OE switching noise.

## ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

T <sub>A</sub> = 25°C; V <sub>SS</sub> = 0 V	
Power supply voltage, V <sub>DD</sub>	-0.5 to +7.0 V
Input voltage, V <sub>I</sub>	-1.0 to V <sub>DD</sub> + 1 V
Output voltage, V <sub>O</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Power dissipation, P <sub>DMAX</sub> , DIP	500 mW
Power dissipation, P <sub>DMAX</sub> , SO	200 mW
Operating temperature, T <sub>opt</sub>	-40 to +85°C
Storage temperature, T <sub>stg</sub>	-65 to +150°C

Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### DC Characteristics

T<sub>A</sub> = -40 to +85°C; V<sub>DD</sub> = 5 V ± 10%

Parameter	Symbol	Min	Max	Units	Conditions
Input voltage, V <sub>IH</sub> high	V <sub>IH</sub>	2.2	V	V <sub>OL</sub> = 0.45 V V <sub>OH</sub> = V <sub>DD</sub> - 0.8 V	
Input voltage, V <sub>IL</sub> low	V <sub>IL</sub>	0.8	V	V <sub>OL</sub> = 0.45 V V <sub>OH</sub> = V <sub>DD</sub> - 0.8 V	
Output voltage, V <sub>OH</sub> high	V <sub>OH</sub>	V <sub>DD</sub> - 0.8	V	I <sub>OH</sub> = -4 mA	
Output voltage, V <sub>OL</sub> low	V <sub>OL</sub>	0.45	V	I <sub>OL</sub> = 12 mA	
Input current I <sub>I</sub>	I <sub>I</sub>	-1.0	1.0	µA	V <sub>I</sub> = V <sub>DD</sub> , V <sub>SS</sub>
Leakage current, high impedance	I <sub>OFF</sub>	-10	10	µA	OE = V <sub>DD</sub>
Power supply current (static)	I <sub>DD</sub>	80	µA		V <sub>I</sub> = V <sub>DD</sub> , V <sub>SS</sub>
Power supply current (dynamic)	I <sub>DDdyn</sub>	20	mA	f <sub>IN</sub> = 10 MHz C = 200 pF	

### Capacitance

T<sub>A</sub> = 25°C; V<sub>DD</sub> = +5 V

Parameter	Symbol	Min	Max	Units	Conditions
Input capacitance	C <sub>IN</sub>		12	pF	f = 1 MHz


### AC Characteristics

T<sub>A</sub> = -40 to +85°C; V<sub>DD</sub> = 5 V ± 10%


Parameter	Symbol	Min	Max	Units	Conditions
Input to output delay	t <sub>DIO</sub>	5	40	ns	Loading circuit (a)
STB to output delay	t <sub>DSTB0</sub>	10	60	ns	
Data float time from OE high	t <sub>FCT0</sub>	5	30	ns	Loading circuit (b)
Data output delay from OE low	t <sub>DCT0</sub>	10	40	ns	
Input to STB setup time	t <sub>SISTB</sub>	0		ns	Loading circuit (a)
Input to STB hold time	t <sub>HSTB1</sub>	25		ns	
STB high pulse width	t <sub>PWSTB</sub>	20		ns	
Signal rise time	t <sub>LH</sub>		20	ns	0.8 to 2.0 V
Signal fall time	t <sub>HL</sub>		12	ns	2.0 to 0.8 V

### Loading Circuits for AC Testing

[a] VOL, VOH Outputs



[b] Three-State Output




Loading Conditions: I<sub>OL</sub> = 12 mA, I<sub>OH</sub> = 4 mA, C<sub>L</sub> = 200 pF

83-000228A

5h

### Timing Waveforms



### Timing Measurement Points

