www.DataSheet4U.com



Preliminary User's Manual

V850ES/JG2

32-Bit Single-Chip Microcontrollers

Hardware

μPD70F3715 μPD70F3716 μPD70F3717 μPD70F3718 μPD70F3719

Document No. U17715EJ1V0UD00 (1st edition) Date Published October 2005 N CP(K)

© NEC Electronics Corporation 2005 Printed in Japan

[MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

IECUBE and **MINICUBE** are registered trademarks of NEC Electronics Corporation in Japan and Germany.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M5D 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) Santa Clara, California Tel: 408-588-6000	NEC Electronics (Europe) GmbH Duesseldorf, Germany Tel: 0211-65030	NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318
800-366-9782		
	 Sucursal en España 	NEC Electronics Hong Kong Ltd.
	Madrid, Spain	Seoul Branch
	Tel: 091-504 27 87	Seoul, Korea
		Tel: 02-558-3737
	 Succursale Française 	
	Vélizy-Villacoublay, France	NEC Electronics Shandhai I td

Tel: 01-30-67 58 00

- Filiale Italiana Milano, Italy Tel: 02-66 75 41
- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-2654010
- Tyskland Filial Taeby, Sweden Tel: 08-63 87 200
- United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133

NEC Electronics Shanghai Ltd. Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311

J05.6

PREFACE

Readers	This manual is intended for users who wish to understand the functions of the V850ES/JG2 and design application systems using these products.		
Purpose	This manual is intended to give users an understanding of the hardware functions of the V850ES/JG2 shown in the Organization below.		
Organization	This manual is divided into two parts: Hardware (this manual) and Architecture (V850ES Architecture User's Manual).		
	Hardware	Architecture	
	Pin functions	Data types	
	CPU function	Register set	
	 On-chip peripheral functions 	 Instruction format and instruction set 	
	 Flash memory programming 	 Interrupts and exceptions 	
	 Electrical specifications (target) 	 Pipeline operation 	
How to Read This Manual	It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.		
	To understand the overall functions of the V850ES/JG2 \rightarrow Read this manual according to the CONTENTS .		
	To find the details of a register where the name is known \rightarrow Use APPENDIX A REGISTER INDEX .		
	To know the electrical specifications of t \rightarrow See CHAPTER 28 ELECTRICAL SF		
	To understand the details of an instruction function \rightarrow Refer to the V850ES Architecture User's Manual available separately.		
	Register format →The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.		
	The "yyy bit of the xxx register" is described as the "xxx.yyy bit" in this manual. Note with caution that if "xxx.yyy" is described as is in a program, however, the compiler/assembler cannot recognize it correctly.		

Conventions	Data significance: Active low representation:	Higher digits on the left and lower digits on the right
	Memory map address:	Higher addresses on the top and lower addresses on
		the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power of 2 (a	ddress space, memory capacity):
		K (kilo): 2 ¹⁰ = 1,024
		M (mega): 2 ²⁰ = 1,024 ²
		G (giga): 2 ³⁰ = 1,024 ³
	<u>-</u>	

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Documents related to V850ES/JG2

Document Name	Document No.	
V850ES Architecture User's Manual	U15943E	
V850ES/JG2 Hardware User's Manual	This manual	

Documents related to development tools

Document Name		Document No.
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.00 Project Manager		U17178E
ID850QB Ver. 3.10 Integrated Debugger	Operation	U17435E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
SM+ System Simulator	Operation	U17246E
	User Open Interface	U17247E
RX850 Ver. 3.20 or Later Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.20 Real-Time OS	Basics	U13773E
	Installation	U17421E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyzer		U17423E
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAPTER	1 INTRODUCTION	.17
1.1	General	.17
1.2	Features	.20
1.3	Application Fields	.21
1.4	Ordering Information	.21
1.5	Pin Configuration (Top View)	.22
1.6	Function Block Configuration	.25
	1.6.1 Internal block diagram	
	1.6.2 Internal units	.26
CHAPTER	2 PIN FUNCTIONS	.29
2.1	List of Pin Functions	.29
2.2	Pin States	
2.3	Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins	
2.4	Cautions	.44
CHAPTER	3 CPU FUNCTION	.45
3.1	Features	45
3.2	CPU Register Set	46
	3.2.1 Program register set	.47
	3.2.2 System register set	.48
3.3	Operation Modes	54
	3.3.1 Specifying operation mode	.54
3.4	Address Space	55
	3.4.1 CPU address space	.55
	3.4.2 Wraparound of CPU address space	.56
	3.4.3 Memory map	.57
	3.4.4 Areas	.59
	3.4.5 Recommended use of address space	.66
	3.4.6 Peripheral I/O registers	.69
	3.4.7 Special registers	.79
	3.4.8 Cautions	.83
CHAPTER	4 PORT FUNCTIONS	.87
4.1	Features	.87
4.2	Basic Port Configuration	.87
4.3	Port Configuration	88
	4.3.1 Port 0	.93
	4.3.2 Port 1	.96
	4.3.3 Port 3	.97
	4.3.4 Port 4	03
	4.3.5 Port 5	05
	4.3.6 Port 7	09
	4.3.7 Port 9	11

		4.3.8 Port CM	
		4.3.9 Port CT	aet4U.com 121
		4.3.10 Port DH	123
		4.3.11 Port DL	125
	4.4	Block Diagrams1	28
	4.5	Port Register Settings When Alternate Function Is Used1	58
	4.6	Cautions1	66
		4.6.1 Cautions on setting port pins	166
		4.6.2 Cautions on bit manipulation instruction for port n register (Pn)	169
		4.6.3 Cautions on on-chip debug pins	170
		4.6.4 Cautions on P05/INTP2/DRST pin	170
		4.6.5 Cautions on P10, P11, and P53 pins when power is turned on	170
		4.6.6 Hysteresis characteristics	170
			
CH/		5 BUS CONTROL FUNCTION1	
	5.1	Features1	
	5.2	Bus Control Pins1	72
		5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	172
		5.2.2 Pin status in each operation mode	
	5.3	Memory Block Function1	
	5.4	External Bus Interface Mode Control Function1	74
	5.5	Bus Access1	75
		5.5.1 Number of clocks for access	175
		5.5.2 Bus size setting function	175
		5.5.3 Access by bus size	176
	5.6	Wait Function1	83
		5.6.1 Programmable wait function	183
		5.6.2 External wait function	184
		5.6.3 Relationship between programmable wait and external wait	185
		5.6.4 Programmable address wait function	186
	5.7	Idle State Insertion Function1	87
	5.8	Bus Hold Function1	88
		5.8.1 Functional outline	188
		5.8.2 Bus hold procedure	189
		5.8.3 Operation in power save mode	189
	5.9	Bus Priority1	90
	5.10	Bus Timing1	91
СН	APTER	6 CLOCK GENERATION FUNCTION1	97
••••	6.1	Overview1	
	6.2	Configuration	
	6.3	Registers	
	6.4	Operation	
	0.4	•	
		6.4.1 Operation of each clock	
	6.5	6.4.2 Clock output function	
	0.3		
		6.5.1 Overview	
		6.5.2 Registers	206

	6.5.3 Usage	
CHADTER	7 16-BIT TIMER/EVENT COUNTER P (TMP)	
7.1	Overview	
7.2	Functions	
7.3	Configuration	
7.4	Registers	
7.5	Operation	
	7.5.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)	
	7.5.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)	
	7.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)	
	7.5.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)	
	7.5.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100)	
	7.5.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)	
	7.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110)	
7.0	7.5.8 Timer output operations	
7.6	Selector Function	
7.7	Cautions	297
CHAPTER	8 16-BIT TIMER/EVENT COUNTER Q (TMQ)	298
8.1	Overview	
8.2	Functions	
8.3	Configuration	
8.4	Registers	
8.5	Operation	
	8.5.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)	
	8.5.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)	
	8.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)	
	8.5.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)	
	8.5.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)	
	8.5.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101)	
	8.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)	
8.6	8.5.8 Timer output operations	
0.0		
CHAPTER	9 16-BIT INTERVAL TIMER M (TMM)	397
9.1	Overview	
9.2	Configuration	
9.3	Register	
9.4	Operation	
	9.4.1 Interval timer mode	
	9.4.2 Cautions	
CHAPTER	10 WATCH TIMER FUNCTIONS	405
10.1	Functions	405
10.2	Configuration	
10.3	Control Registers	

10.4	Operation	412	
	10.4.1 Operation as watch timer	www.DataSheet4U.com	
	10.4.2 Operation as interval timer		
	10.4.3 Cautions	414	
CHAPTER	11 FUNCTIONS OF WATCHDOG TIMER 2	415	
11.1	Functions	415	
11.2	Configuration		
11.3	Registers		
11.4	Operation		
CHAPTER	12 REAL-TIME OUTPUT FUNCTION (RTO)	420	
12.1	Function	420	
12.2	Configuration	421	
12.3	Registers	423	
12.4	Operation	425	
12.5	Usage	426	
12.6	Cautions	426	
CHAPTER	13 A/D CONVERTER	427	
13.1	Overview	427	
13.2	Functions	427	
13.3	Configuration	428	
13.4	Registers	431	
13.5	Operation	442	
	13.5.1 Basic operation		
	13.5.2 Conversion operation timing		
	13.5.3 Trigger mode		
	13.5.4 Operation mode	446	
	13.5.5 Power-fail compare mode		
13.6	Cautions		
13.7	How to Read A/D Converter Characteristics Table	459	
CHAPTER	14 D/A CONVERTER	463	
14.1	Functions	463	
14.2	Configuration	463	
14.3	Registers	464	
14.4	Operation	466	
	14.4.1 Operation in normal mode		
	14.4.2 Operation in real-time output mode		
	14.4.3 Cautions		
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)			
15.1	Mode Switching of UARTA and Other Serial Interfaces	468	
	15.1.1 CSIB4 and UARTA0 mode switching		
	15.1.2 UARTA2 and I ² C00 mode switching		
	15.1.3 UARTA1 and I ² C02 mode switching		

15.2	Features	471
15.3	Configuration	www.DataSheet4U.com
15.4	Registers	474
15.5	Interrupt Request Signals	
15.6	Operation	481
	15.6.1 Data format	
	15.6.2 SBF transmission/reception format	
	15.6.3 SBF transmission	
	15.6.4 SBF reception	
	15.6.5 UART transmission	
	15.6.6 Continuous transmission procedure	
	15.6.7 UART reception	
	15.6.8 Reception errors	
	15.6.9 Parity types and operations	
	15.6.10 Receive data noise filter	
15.7	Dedicated Baud Rate Generator	495
15.8	Cautions	503
CHAPTER	16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)	504
16.1	Mode Switching of CSIB and Other Serial Interfaces	
	16.1.1 CSIB4 and UARTA0 mode switching	
	16.1.2 CSIB0 and I ² C01 mode switching	
16.2	Features	
16.3	Configuration	
16.4	Registers	
16.5	Operation	
	16.5.1 Single transfer mode (master mode, transmission/reception mode)	
	16.5.2 Single transfer mode (master mode, reception mode)	
	16.5.3 Continuous mode (master mode, transmission/reception mode)	
	16.5.4 Continuous mode (master mode, reception mode)	
	16.5.5 Continuous reception mode (error)	
	16.5.6 Continuous mode (slave mode, transmission/reception mode)	
	16.5.7 Continuous mode (slave mode, reception mode)	
	16.5.8 Clock timing	
16.6	Output Pins	525
16.7	Operation Flow	526
16.8	Baud Rate Generator	532
	16.8.1 Baud rate generation	533
16.9	Cautions	534
CHAPTER	17 I ² C BUS	535
17.1	Mode Switching of I ² C Bus and Other Serial Interfaces	535
	17.1.1 UARTA2 and I ² C00 mode switching	
	17.1.2 CSIB0 and I ² C01 mode switching	
	17.1.3 UARTA1 and I ² C02 mode switching	
17.2	Features	
17.2	Configuration	
17.0	Registers	
	- J	

17.5	I ² C Bus Mode Functions	559
	17.5.1 Pin configuration	w.DataSheet4U.com
17.6	I ² C Bus Definitions and Control Methods	
	17.6.1 Start condition	
	17.6.2 Addresses	
	17.6.3 Transfer direction specification	
	17.6.4 ACK	
	17.6.5 Stop condition	
	17.6.6 Wait state	
	17.6.7 Wait state cancellation method	
17.7	I ² C Interrupt Request Signals (INTIICn)	568
	17.7.1 Master device operation	
	17.7.2 Slave device operation (when receiving slave address data (address match))	571
	17.7.3 Slave device operation (when receiving extension code)	575
	17.7.4 Operation without communication	579
	17.7.5 Arbitration loss operation (operation as slave after arbitration loss)	579
	17.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)	581
17.8	Interrupt Request Signal (INTIICn) Generation Timing and Wait Control	588
17.9	Address Match Detection Method	590
	Error Detection	
	Extension Code	
	Arbitration	
	Wakeup Function	
17.14	Communication Reservation	
	17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0)	
	17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)	
	Cautions	
17.16	Communication Operations	599
	17.16.1 Master operation 1	
	17.16.2 Master operation 2	
	17.16.3 Slave operation	
17.17	Timing of Data Communication	605
CHAPTER	18 DMA FUNCTION (DMA CONTROLLER)	612
18.1	Features	
18.2	Configuration	
18.3	Registers	
18.4	Transfer Targets	
18.5	Transfer Modes	
18.6	Transfer Types	622
18.7	DMA Channel Priorities	
18.8	Time Related to DMA Transfer	
18.9	DMA Transfer Start Factors	
18.10	DMA Abort Factors	625
18.11	End of DMA Transfer	625
18.12	Operation Timing	625
18.13	Cautions	630

CHAPTER	19 INTERRUPT/EXCEPTION PROCESSING FUNCTION	635
19.1	Features	v.DataSheet4U.com 635
19.2	Non-Maskable Interrupts	
	19.2.1 Operation	
	19.2.2 Restore	
	19.2.3 NP flag	
19.3	Maskable Interrupts	
	19.3.1 Operation	
	19.3.2 Restore	
	19.3.3 Priorities of maskable interrupts	647
	19.3.4 Interrupt control register (xxICn)	651
	19.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)	653
	19.3.6 In-service priority register (ISPR)	655
	19.3.7 ID flag	656
	19.3.8 Watchdog timer mode register 2 (WDTM2)	656
19.4	Software Exception	657
	19.4.1 Operation	657
	19.4.2 Restore	658
	19.4.3 EP flag	659
19.5	Exception Trap	660
	19.5.1 Illegal opcode definition	660
	19.5.2 Debug trap	. 662
19.6	External Interrupt Request Input Pins (NMI and INTP0 to INTP7)	664
	19.6.1 Noise elimination	664
	19.6.2 Edge detection	664
19.7	Interrupt Acknowledge Time of CPU	669
19.8	Periods in Which Interrupts Are Not Acknowledged by CPU	670
19.9	Cautions	670
		074
CHAPTER	20 KEY INTERRUPT FUNCTION	6/1
20.1	Function	671
20.2	Register	672
20.3	Cautions	672
		070
CHAPTER	21 STANDBY FUNCTION	673
21.1	Overview	673
21.2	Registers	675
21.3	HALT Mode	678
	21.3.1 Setting and operation status	678
	21.3.2 Releasing HALT mode	678
21.4	IDLE1 Mode	680
	21.4.1 Setting and operation status	680
	21.4.2 Releasing IDLE1 mode	680
21.5	IDLE2 Mode	682
	21.5.1 Setting and operation status	682
	21.5.2 Releasing IDLE2 mode	682
	21.5.3 Securing setup time when releasing IDLE2 mode	684

21.6	STOP Mode	685
	21.6.1 Setting and operation status	www.DataSheet4U.com
	21.6.2 Releasing STOP mode	
	21.6.3 Securing oscillation stabilization time when releasing STOP mode	
21.7		
	21.7.1 Setting and operation status	
	21.7.2 Releasing subclock operation mode	
21.8	Sub-IDLE Mode	691
	21.8.1 Setting and operation status	
	21.8.2 Releasing sub-IDLE mode	
СНАРТЕ	R 22 RESET FUNCTIONS	693
22.1	Overview	693
22.2	Registers to Check Reset Source	
22.3	Operation	
22.0	22.3.1 Reset operation via RESET pin	
	22.3.2 Reset operation by watchdog timer 2	
	22.3.3 Reset operation by low-voltage detector	
	22.3.4 Operation after reset release	
	22.3.4 Operation alter reserve ease	
CHAPTE	R 23 CLOCK MONITOR	704
23.1	Functions	704
23.2	Configuration	704
23.3	Register	705
23.4	Operation	706
CHAPTE	R 24 LOW-VOLTAGE DETECTOR (LVI)	709
24.1	Functions	
24.2	Configuration	
24.3	Registers	
24.4	Operation	
	24.4.1 To use for internal reset signal	
04 5	24.4.2 To use for interrupt	
24.5	RAM Retention Voltage Detection Operation	
24.6	Emulation Function	
CHAPTE	R 25 REGULATOR	716
25.1	Outline	716
25.2	Operation	717
CHAPTE	R 26 FLASH MEMORY	718
26.1	Features	
26.2	Memory Configuration	
26.3	Functional Outline	
26.4	Rewriting by Dedicated Flash Programmer	
	26.4.1 Programming environment	

	26.4.2	Communication mode	723
	26.4.3	Flash memory control	v.DataSheet4U.com
	26.4.4	Selection of communication mode	732
	26.4.5	Communication commands	733
	26.4.6	Pin connection	734
26.5	Rewriti	ng by Self Programming	738
	26.5.1	Overview	738
	26.5.2	Features	739
	26.5.3	Standard self programming flow	740
	26.5.4	Flash functions	741
	26.5.5	Pin processing	741
	26.5.6	Internal resources used	742
CHAPTER	27 ON	I-CHIP DEBUG FUNCTION	. 743
27.1	Feature	9S	743
27.2	Connec	ction Circuit Example	743
27.3		e Signals	
27.4	Registe	٠ ۲	746
27.5		on	
27.6	ROM S	ecurity Function	748
	27.6.1	Security ID	748
	27.6.2	Setting	749
27.7	Cautior	1S	750
CHAPTER	28 EL	ECTRICAL SPECIFICATIONS (TARGET)	751
CHAPTER	29 PA	CKAGE DRAWINGS	785
		GISTER INDEX	787
		TRUCTION SET LIST	707
APPENUIX		STRUCTION SET LIST	. 131
B.1		ntions	
B.2	Instruc	tion Set (in Alphabetical Order)	800

The V850ES/JG2 is one of the products in the NEC Electronics V850 Series of single-chip microcontrollers designed for low-power operation for real-time control applications.

1.1 General

The V850ES/JG2 is a 32-bit single-chip microcontroller that includes the V850ES CPU core and peripheral functions such as ROM/RAM, a timer/counter, serial interfaces, an A/D converter, and a D/A converter.

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850ES/JG2 features multiply instructions, saturated operation instructions, bit manipulation instructions, etc., realized by a hardware multiplier, as optimum instructions for digital servo control applications. Moreover, as a real-time control system, the V850ES/JG2 enables an extremely high cost-performance for applications that require low power consumption, such as home audio, printers, and digital home electronics.

Table 1-1 lists the products of the V850ES/JG2.

A model of the V850ES/JG2 with expanded I/O, timer/counter, and serial interface functions, V850ES/JJ2, is also available. See **Table 1-2 V850ES/JJ2 Product List**.

Table 1-1. V850ES/JG2 Product List

		Table 1-1.	V850ES/JG2 Pr	oduct List		waxak Da		
	Part Number	μPD70F3715	μPD70F3716	μPD70F3717	μPD70F3718	μPD70F3719		
Internal	Flash memory	128 KB	256 KB	384 KB	512 KB	640 KB		
memory	RAM	12 KB	24 KB	32 KB	40 KB	48 KB		
Memory	Logical space		64 MB					
space	External memory area			16 MB				
External b	us interface			Address bus: 22 bit	S			
				Data bus: 8/16 bits				
Conoral m				bus mode/separate				
-	urpose register	Como maio (ormunato I/or		32 bits $ imes$ 32 register	5			
Main Clock	(oscillation frequency)	Ceramic/crystal/e		tiplied by 4) or fx =	2.5 MHz (multiplied	bv 8).		
			node: $f_x = 2.5$ to 10		(-, -,,		
Subclock (oscillation frequency)		Crystal/ex	ternal clock (fxt = 3	2.768 kHz)			
Internal os	cillator			f _R = 200 kHz (TYP.))			
Minimum i	nstruction execution time		50 ns (main clock (fxx) = 2	0 MHz)			
DSP funct	ion		32 × 32 =	64: 200 to 250 ns (a	at 20 MHz)			
				32 = 32: 300 ns (a	,			
		16 × 16 = 32: 50 to 100 ns (at 20 MHz) 16 × 16 + 32 = 32: 150 ns (at 20 MHz)						
I/O port		I/O: 84 (of which 5 V tolerant/N-ch open-drain output selectable: 40)						
Timer			counter P: 6 chai			/		
		16-bit timer/event counter Q: 1 channel						
		16-bit interval timer M: 1 channel						
		Watch timer: 1 channel Watchdog timer: 1 channel						
Real-time	output port		6 bits × 1 channel					
A/D conve	• •		10-bit	resolution \times 12 cha	annels			
D/A conve	rter		8-bit	resolution \times 2 char	nnels			
Serial inter	face	UART/CSI: 1	channel					
		UART/I ² C bus: 2	channels					
			channels					
	allan		channel					
DMA contr		4 channels (transfer target: on-chip peripheral I/O, internal RAM, external memory)						
Interrupt se		External: 9 (9) ^{№®} , internal: 48						
Power sav		HALT/IDLE1/IDLE2/STOP/subclock/sub-DLE mode						
Reset		RESET pin input, watchdog timer 2 (WDT2), clock monitor (CLM), low-voltage detector (LVI) Provided (RUN/break)						
	ebug function		P	,	r.)			
		2.85 to 3.6 V						
	ambient temperature		100 pip placti	-40 to +85°C c LQFP (fine pitch)	$(14 \times 14 \text{ mm})$			
Package		100			(14 × 14 [1][1])			
		100-pir	plastic QFP (14 \times	20 11111)				

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

	Table 1-2.	V850ES/JJ2 Product List
--	------------	-------------------------

		Table 1-2.	V850ES/JJ2 Pr	oduct List		www.DataShee	
	Part Number	μPD70F3720	μPD70F3721	μPD70F3722	μPD70F3723	μPD70F3724	
Internal	Flash memory	128 KB	256 KB	384 KB	512 KB	640 KB	
memory	RAM	12 KB	24 KB	32 KB	40 KB	48 KB	
Memory	Logical space			64 MB	·		
space	External memory area			16 MB			
External bu	us interface			Address bus: 24 bit			
			Multiplex	Data bus: 8/16 bits bus mode/separate			
			•	Chip select signal:			
General-pı	urpose register		;	32 bits \times 32 register	'S		
Main clock	(oscillation frequency)	Ceramic/crystal/e	xternal clock				
				tiplied by 4) or fx =	2.5 MHz (multiplied	d by 8),	
		in clock through n	node: fx = 2.5 to 10	,			
	oscillation frequency)			ternal clock (fxt = 3			
Internal os				$f_{\rm R} = 200 \text{ kHz} \text{ (TYP.)}$	·		
	nstruction execution time		,	main clock (fxx) = 2	,		
DSP functi	on			64: 200 to 250 ns (a	,		
		32 × 32 + 32 = 32: 300 ns (at 20 MHz) 16 × 16 = 32: 50 to 100 ns (at 20 MHz)					
		$16 \times 16 + 32 = 32$: 150 ns (at 20 MHz)					
I/O port		I/O: 128 (of which 5 V tolerant/N-ch open-drain output selectable: 60)					
Timer		16-bit timer/event	counter P: 9 cha	nnels			
		16-bit timer/event counter Q: 1 channel					
		16-bit interval timer M: 1 channel Watch timer: 1 channel					
		Watchdog timer: 1 channel					
Real-time	output port	6 bits × 2 channels					
A/D conver	rter	10-bit resolution × 16 channels					
D/A conver	rter		8-bit	resolution $ imes$ 2 chai	nnels		
Serial inter	face		channel				
		UART/CSI: 1 UART/I ² C bus: 2	channel				
			channels				
		CSI/I ² C bus: 1	channel				
DMA contr	oller	4 channels (transfer target: on-chip peripheral I/O, internal RAM, external memory)					
Interrupt so	ource	External: 10 (10) ^{Note} , internal: 61					
Power save	e function	HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode					
Reset		RESET pin input, watchdog timer 2 (WDT2), clock monitor (CLM), low-voltage detector (LVI)					
On-chip de	ebug function	Provided (RUN/break)					
Operating	power supply voltage	2.85 to 3.6 V					
	anak is at to say a set use			–40 to +85°C			
Operating	ambient temperature			=40 l0 +65 C			

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

1.2 Features

www.DataSheet4U.com

	on time: 50 ns (operating with main clock (fxx) of 20 MHz)
O General-purpose registers:	32 bits \times 32 registers
O CPU features:	Signed multiplication (16 \times 16 \rightarrow 32): 1 to 2 clocks
	Signed multiplication ($32 \times 32 \rightarrow 64$): 1 to 5 clocks
	Saturated operations (overflow and underflow detection functions included)
	32-bit shift instruction: 1 clock
	Bit manipulation instructions
	Load/store instructions with long/short format
O Memory space:	64 MB of linear address space (for programs and data)
2	External expansion: Up to 16 MB (including 1 MB used as internal ROM/RAM)
 Internal mem 	
	Flash memory: 128/256/384/512/640 KB (see Table 1-1)
 External bus 	interface: Separate bus/multiplexed bus output selectable
	8/16 bit data bus sizing function
	Wait function
	Programmable wait function
	External wait function
	Idle state function
	Bus hold function
O Interrupts and exceptions:	Non-maskable interrupts: 2 sources
	Maskable interrupts: 55 sources
	Software exceptions: 32 sources
	Exception trap: 2 sources
O I/O lines:	I/O ports: 84
O Timer function:	16-bit interval timer M (TMM): 1 channel
o ninei luncion.	16-bit timer/event counter P (TMP): 6 channels
	16-bit timer/event counter Q (TMQ): 1 channel
	Watch timer: 1 channel
	Watchdog timer: 1 channel
O Real-time output port:	6 bits × 1 channel
O Serial interface:	Asynchronous serial interface A (UARTA)
O Serial Interlace.	•
	3-wire variable-length serial interface B (CSIB)
	I ² C bus interface (I ² C) UARTA/CSIB: 1 channel
	UARTA/CSIB. 1 channels UARTA/ 2 C: 2 channels
	CSIB/I ² C: 1 channel
	CSIB: 3 channels
O A/D converter:	10-bit resolution: 12 channels 8-bit resolution: 2 channels
O D/A converter:	
O DMA controller:	4 channels
O On-chip debug function:	JTAG interface
O Clock generator:	During main clock or subclock operation
	7-level CPU clock (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
	Clock-through mode/PLL mode selectable

- O Internal oscillation clock: 200 kHz (TYP.)
- O Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode
 O Package: 100-pin plastic QFP (14 × 20) (μPD70F3715, 70F3716, 70F3717 only) 100-pin plastic LQFP (fine pitch) (14 × 14)

1.3 Application Fields

Home audio, printers, digital home electronics, other consumer devices

1.4 Ordering Information

Part Number	Package	Internal Flash Memory
μ PD70F3715GF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	128 KB
μ PD70F3715GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	128 KB
μ PD70F3716GF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	256 KB
μ PD70F3716GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	256 KB
μ PD70F3717GF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	384 KB
μ PD70F3717GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	384 KB
μ PD70F3718GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	512 KB
μPD70F3719GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	640 KB

Remark Products with -A at the end of the part number are lead-free products.


1.5 Pin Configuration (Top View)

www.DataSheet4U.com

100-pin plastic QFP (14 × 20) μPD70F3715GF-JBT-A

 μ PD70F3716GF-JBT-A

μPD70F3717GF-JBT-A




100-pin plastic LQFP (fine pitch) (14×14)

μPD70F3715GC-8EA-A

μPD70F3716GC-8EA-A

μPD70F3717GC-8EA-A μPD70F3718GC-8EA-A μPD70F3719GC-8EA-A

www.DataSheet4U.com



Pin names


www.DataSheet4U.com

A0 to A21:	Address bus	PDH0 to PDH5:	Port DH
AD0 to AD15:	Address/data bus	PDL0 to PDL15:	Port DL
ADTRG:	A/D trigger input	RD:	Read strobe
ANI0 to ANI11:	Analog input	REGC:	Regulator control
ANO0, ANO1:	Analog output	RESET:	Reset
ASCKA0:	Asynchronous serial clock	RTP00 to RTP05:	Real-time output port
ASTB:	Address strobe	RXDA0 to RXDA2:	Receive data
AVREF0, AVREF1:	Analog reference voltage	SCKB0 to SCKB4:	Serial clock
AVss:	Analog Vss	SCL00 to SCL02:	Serial clock
BVDD:	Power supply for bus interface	SDA00 to SDA02:	Serial data
BVss:	Ground for bus interface	SIB0 to SIB4:	Serial input
CLKOUT:	Clock output	SOB0 to SOB4:	Serial output
DCK:	Debug clock	TIP00, TIP01,	
DDI:	Debug data input	TIP10, TIP11,	
DDO:	Debug data output	TIP20, TIP21,	
DMS:	Debug mode select	TIP30, TIP31,	
DRST:	Debug reset	TIP40, TIP41,	
EVDD:	Power supply for port	TIP50, TIP51,	
EVss:	Ground for port	TIQ00 to TIQ03:	Timer input
FLMD0, FLMD1:	Flash programming mode	TOP00, TOP01,	
HLDAK:	Hold acknowledge	TOP10, TOP11,	
HLDRQ:	Hold request	TOP20, TOP21,	
INTP0 to INTP7:	External interrupt input	TOP30, TOP31,	
KR0 to KR7:	Key return	TOP40, TOP41,	
NMI:	Non-maskable interrupt request	TOP50, TOP51,	
P02 to P06:	Port 0	TOQ00 to TOQ03:	Timer output
P10, P11:	Port 1	TXDA0 to TXDA2:	Transmit data
P30 to P39:	Port 3	VDD:	Power supply
P40 to P42:	Port 4	Vss:	Ground
P50 to P55:	Port 5	WAIT:	Wait
P70 to P711:	Port 7	WR0:	Lower byte write strobe
P90 to P915:	Port 9	WR1:	Upper byte write strobe
PCM0 to PCM3:	Port CM	X1, X2:	Crystal for main clock
PCT0, PCT1,		XT1, XT2:	Crystal for subclock
PCT4, PCT6:	Port CT		

1.6 Function Block Configuration

www.DataSheet4U.com

1.6.1 Internal block diagram



1.6.2 Internal units

(1) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.

Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) contribute to faster complex processing.

(2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an instruction queue.

(3) ROM

This is a 640/512/384/256/128 KB flash memory mapped to addresses 0000000H to 009FFFFH/0000000H to 007FFFFH/0000000H to 003FFFFH/0000000H to 001FFFFH. It can be accessed from the CPU in one clock during instruction fetch.

(4) RAM

This is a 48/40/32/24/12 KB RAM mapped to addresses 3FF3000H to 3FFEFFFH/3FF5000H to 3FFEFFFH/3FF7000H to 3FFEFFFH/3FF7000H to 3FFEFFFH/3FF2000H to 3FFEFFFH. It can be accessed from the CPU in one clock during data access.

(5) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP7) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

(6) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fx τ), respectively. There are two modes: In the clock-through mode, fx is used as the main clock frequency (fxx) as is. In the PLL mode, fx is used multiplied by 4 or 8.

The CPU clock frequency (fcPu) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

(7) Internal oscillator

An internal oscillator is provided on chip. The oscillation frequency is 200 kHz (TYP). The internal oscillator supplies the clock for watchdog timer 2 and timer M.

(8) Timer/counter

Six-channel 16-bit timer/event counter P (TMP), one-channel 16-bit timer/event counter Q (TMQ), and onechannel 16-bit interval timer M (TMM), are provided on chip.

(9) Watch timer

This timer counts the reference time period (0.5 s) for counting the clock (the 32.768 kHz subclock or the 32.768 kHz clock f_{BRG} from prescaler 3). The watch timer can also be used as an interval timer for the main clock.

(10) Watchdog timer 2

A watchdog timer is provided on chip to detect inadvertent program loops, system abnormalities, etc. The internal oscillation clock, the main clock, or the subclock can be selected as the source clock. Watchdog timer 2 generates a non-maskable interrupt request signal (INTWDT2) or a system reset signal (WDT2RES) after an overflow occurs.

(11) Serial interface

The V850ES/JG2 includes three kinds of serial interfaces: asynchronous serial interface A (UARTA), 3-wire variable-length serial interface B (CSIB), and an I²C bus interface (I²C).

In the case of UARTA, data is transferred via the TXDA0 to TXDA2 pins and RXDA0 to RXDA2 pins. In the case of CSIB, data is transferred via the SOB0 to SOB4 pins, SIB0 to SIB4 pins, and $\overline{\text{SCKB0}}$ to $\overline{\text{SCKB4}}$ pins.

In the case of I²C, data is transferred via the SDA00 to SDA02 and SCL00 to SCL02 pins.

(12) A/D converter

This 10-bit A/D converter includes 12 analog input pins. Conversion is performed using the successive approximation method.

(13) D/A converter

A two-channel, 8-bit-resolution D/A converter that uses the R-2R ladder method is provided on chip.

(14) DMA controller

A 4-channel DMA controller is provided on chip. This controller transfers data between the internal RAM and on-chip peripheral I/O devices in response to interrupt requests sent by on-chip peripheral I/O.

(15) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the key input pins (8 channels).

(16) Real-time output function

The real-time output function transfers preset 6-bit data to output latches upon the occurrence of a timer compare register match signal.

(17) On-chip debug function

An on-chip debug function that uses the JTAG (Joint Test Action Group) communication specifications is provided. Switching between the normal port function and on-chip debugging function is done with the control pin input level and the OCDM register.

(18) Ports

The following general-purpose port functions and control pin functions are available.

www.DataSheet4U.com

Port	I/O	Alternate Function
P0	5-bit I/O	NMI, external interrupt, A/D converter trigger, debug reset
P1	2-bit I/O	D/A converter analog output
P3	10-bit I/O	External interrupt, serial interface, timer I/O
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Timer I/O, real-time output, key interrupt input, serial interface
P7	12-bit I/O	A/D converter analog input
P9	16-bit I/O	External address bus, serial interface, key interrupt input, timer I/O, external interrupt
PCM	4-bit I/O	External control signal
PCT	4-bit I/O	External control signal
PDH	6-bit I/O	External address bus
PDL	16-bit I/O	External address/data bus

2.1 List of Pin Functions

The names and functions of the pins in the V850ES/JG2 are described below.

There are four types of pin I/O buffer power supplies: AVREF0, AVREF1, BVDD, and EVDD. The relationship between these power supplies and the pins is described below.

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Ports CM, CT, DH (bits 0 to 3), DL
EVDD	RESET, ports 0, 3 to 5, 9, DH (bits 4, 5)

Table 2-1. Pin I/O Buffer Power Supplies

(1) Port pins

www.DataSheet4U.com

Pin Name	Pin	No.	I/O	Function	Alternate Function	
	GF	GC				
P02	19	17	I/O	Port 0	NMI	
P03	20	18		5-bit I/O port	INTP0/ADTRG	
P04	21	19		Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units.	INTP1	
P05 ^{Note}	22	20		5 V tolerant.	INTP2/DRST	
P06	23	21			INTP3	
P10	5	3	I/O	Port 1	ANO0	
P11	6	4		2-bit I/O port Input/output can be specified in 1-bit units.	ANO1	
P30	27	25	I/O	Port 3	TXDA0/SOB4	
P31	28	26		10-bit I/O port	RXDA0/INTP7/SIB4	
P32	29	27		Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units.	ASCKA0/SCKB4/TIP00/TOP00	
P33	30	28		5 V tolerant.	TIP01/TOP01	
P34	31	29			TIP10/TOP10	
P35	32	30			TIP11/TOP11	
P36	33	31			-	
P37	34	32			-	
P38	37	35			TXDA2/SDA00	
P39	38	36			RXDA2/SCL00	
P40	24	22	I/O	Port 4	SIB0/SDA01	
P41	25	23		3-bit I/O port	SOB0/SCL01	
P42	26	24		Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units. 5 V tolerant.	SCKB0	
P50	39	37	I/O	Port 5	TIQ01/KR0/TOQ01/RTP00	
P51	40	38		6-bit I/O port Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units. 5 V tolerant.	TIQ02/KR1/TOQ02/RTP01	
P52	41	39			TIQ03/KR2/TOQ03/RTP02/DDI	
P53	42	40			SIB2/KR3/TIQ00/TOQ00/RTP03/ DDO	
P54	43	41	1		SOB2/KR4/RTP04/DCK	
P55	44	42			SCKB2/KR5/RTP05/DMS	

Note Incorporates a pull-down resistor. It can be disconnected by clearing the OCDM.OCDM0 bit to 0.

Pin Name	Pin	No.	I/O	Function	Alternate Function
	GF	GC			
P70	2	100	I/O	Port 7	ANIO
P71	1	99		12-bit I/O port	ANI1
P72	100	98		Input/output can be specified in 1-bit units.	ANI2
P73	99	97			ANI3
P74	98	96			ANI4
P75	97	95			ANI5
P76	96	94			ANI6
P77	95	93			ANI7
P78	94	92			ANI8
P79	93	91			ANI9
P710	92	90			ANI10
P711	91	89			ANI11
P90	45	43	I/O	Port 9	A0/KR6/TXDA1/SDA02
P91	46	44		16-bit I/O port	A1/KR7/RXDA1/SCL02
P92	47	45		Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units.	A2/TIP41/TOP41
P93	48	46		5 V tolerant.	A3/TIP40/TOP40
P94	49	47			A4/TIP31/TOP31
P95	50	48			A5/TIP30/TOP30
P96	51	49			A6/TIP21/TOP21
P97	52	50			A7/SIB1/TIP20/TOP20
P98	53	51			A8/SOB1
P99	54	52			A9/SCKB1
P910	55	53			A10/SIB3
P911	56	54			A11/SOB3
P912	57	55			A12/SCKB3
P913	58	56			A13/INTP4
P914	59	57			A14/INTP5/TIP51/TOP51
P915	60	58			A15/INTP6/TIP50/TOP50
PCM0	63	61	I/O	Port CM	WAIT
PCM1	64	62		4-bit I/O port	CLKOUT
PCM2	65	63		Input/output can be specified in 1-bit units.	HLDAK
PCM3	66	64			HLDRQ
PCT0	67	65	I/O	Port CT	WR0
PCT1	68	66		4-bit I/O port	WR1
PCT4	69	67		Input/output can be specified in 1-bit units.	RD
PCT6	70	68			ASTB

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

<u>(2/</u>3)

Pin Name	Pin	No.	I/O	Function	Alternate Function	
	GF	GC				
PDH0	89	87	I/O	6-bit I/O port	A16	
PDH1	90	88			A17	
PDH2	61	59		Input/output can be specified in 1-bit units.	A18	
PDH3	62	60			A19	
PDH4	8	6			A20	
PDH5	9	7			A21	
PDL0	73	71	I/O	Port DL	AD0	
PDL1	74	72		16-bit I/O port Input/output can be specified in 1-bit units.	AD1	
PDL2	75	73			AD2	
PDL3	76	74			AD3	
PDL4	77	75			AD4	
PDL5	78	76	-		AD5/FLMD1	
PDL6	79	77				AD6
PDL7	80	78			AD7	
PDL8	81	79			AD8	
PDL9	82	80			AD9	
PDL10	83	81			AD10	
PDL11	84	82			AD11	
PDL12	85	83	-		AD12	
PDL13	86	84			AD13	
PDL14	87	85			AD14	
PDL15	88	86			AD15	

 (3/3)

(2) Non-port pins

Pin Name	Pin	No.	I/O	Function	Alternate Function
	GF	GC	-		
A0	45	43	Output	Address bus for external memory	P90/KR6/TXDA1/SDA02
A1	46	44		(when using separate bus)	P91/KR7/RXDA1/SCL02
A2	47	45	-	N-ch open-drain output selectable. 5 V tolerant.	P92/TIP41/TOP41
A3	48	46	-		P93/TIP40/TOP40
A4	49	47			P94/TIP31/TOP31
A5	50	48			P95/TIP30/TOP30
A6	51	49	-		P96/TIP21/TOP21
A7	52	50	-		P97/SIB1/TIP20/TOP20
A8	53	51	-		P98/SOB1
A9	54	52	-		P99/SCKB1
A10	55	53			P910/SIB3
A11	56	54			P911/SOB3
A12	57	55			P912/SCKB3
A13	58	56			P913/INTP4
A14	59	57			P914/INTP5/TIP51/TOP51
A15	60	58			P915/INTP6/TIP50/TOP50
A16	89	87	Output	Dutput Address bus for external memory	PDH0
A17	90	88			PDH1
A18	61	59			PDH2
A19	62	60			PDH3
A20	8	6			PDH4
A21	9	7			PDH5
AD0	73	71	I/O	Address bus/data bus for external memory	PDL0
AD1	74	72			PDL1
AD2	75	73			PDL2
AD3	76	74			PDL3
AD4	77	75			PDL4
AD5	78	76			PDL5/FLMD1
AD6	79	77			PDL6
AD7	80	78			PDL7
AD8	81	79			PDL8
AD9	82	80	-		PDL9
AD10	83	81			PDL10
AD11	84	82			PDL11
AD12	85	83			PDL12
AD13	86	84			PDL13
AD14	87	85			PDL14
AD15	88	86			PDL15

 Function

A/D converter external trigger input. 5 V tolerant.

Analog voltage input for A/D converter

ANI2	100	98			P72
ANI3	99	97			P73
ANI4	98	96			P74
ANI5	97	95			P75
ANI6	96	94			P76
ANI7	95	93			P77
ANI8	94	92			P78
ANI9	93	91			P79
ANI10	92	90			P710
ANI11	91	89			P711
ANO0	5	3	Output	Analog voltage output for D/A converter	P10
ANO1	6	4			P11
ASCKA0	29	27	Input	UARTA0 baud rate clock input. 5 V tolerant.	P32/SCKB4/TIP00/TOP00
ASTB	70	68	Output	Address strobe signal output for external memory	PCT6
AV _{REF0}	3	1	-	Reference voltage input for A/D converter/positive power supply for port 7	-
AV _{REF1}	7	5		Reference voltage input for D/A converter/positive power supply for port 1	_
AVss	4	2	-	Ground potential for A/D and D/A converters (same potential as Vss)	-
BVDD	72	70	-	Positive power supply pin for bus interface and alternate- function ports	-
BVss	71	69	-	Ground potential for bus interface and alternate-function ports	-
CLKOUT	64	62	Output	Internal system clock output	PCM1
DCK	43	41	Input	Debug clock input. 5 V tolerant.	P54/SOB2/KR4/RTP04
DDI	41	39	Input	Debug data input. 5 V tolerant.	P52/TIQ03/KR2/TOQ03/RTP02
DDO ^{Note}	42	40	Output	Debug data output. N-ch open-drain output selectable. 5 V tolerant.	P53/SIB2/KR3/TIQ00/TOQ00/ RTP03
DMS	44	42	Input	Debug mode select input. 5 V tolerant.	P55/SCKB2/KR5/RTP05
DRST	22	20	Input	Debug reset input. 5 V tolerant.	P05/INTP2
EVDD	36	34	_	Positive power supply for external (same potential as VDD)	_
EVss	35	33	_	Ground potential for external (same potential as Vss)	-
FLMD0	10	8	Input	Flash memory programming mode setting pin	-
FLMD1	78	76			PDL5/AD5
HLDAK	65	63	Output	Bus hold acknowledge output	PCM2

(2/6)aSheet4U.com

Alternate Function

P03/INTP0

P70

P71

PCM3

Note In the on-chip debug mode, high-level output is forcibly set.

Bus hold request input

Remark GF: 100-pin plastic QFP (14 × 20) GC: 100-pin plastic LQFP (fine pitch) (14×14)

Input

34

Pin Name

ADTRG

ANI0

ANI1

HLDRQ

66

64

I/O

Input

Input

Pin No. GF

20

2

1 99

GC

18

100

Pin Name	Din	No.	I/O	Function	(3/6 Alternate Function
Pin Name	GF	GC	1/0	Function	Alternate Function
INTP0	20	18	Input	External interrupt request input (maskable, analog noise	P03/ADTRG
INTP1	21	19		elimination). Analog noise elimination or digital noise elimination selectable for INTP3 pin. 5 V tolerant.	P04
INTP2	22	20	_		P05/DRST
INTP3	23	21	-		P06
INTP4	58	56	-		P913/A13
INTP5	59	57	-		P914/A14/TIP51/TOP51
INTP6	60	58	-		P915/A15/TIP50/TOP50
INTP7	28	26	-		P31/RXDA0/SIB4
KR0 ^{Note 1}	39	37	Input	Key interrupt input (on-chip analog noise eliminator).	P50/TIQ01/TOQ01/RTP00
KR1 ^{Note 1}	40	38		5 V tolerant.	P51/TIQ02/TOQ02/RTP01
KR2 ^{Note 1}	41	39			P52/TIQ03/TOQ03/RTP02/DDI
KR3 ^{Note 1}	42	40			P53/SIB2/TIQ00/TOQ00/ RTP03/DDO
KR4 ^{Note 1}	43	41	-		P54/SOB2/RTP04/DCK
KR5 ^{Note 1}	44	42	-		P55/SCKB2/RTP05/DMS
KR6 ^{Note 1}	45	43	-		P90/A0/TXDA1/SDA02
KR7 ^{Note 1}	46	44			P91/A1/RXDA1/SCL02
NMI ^{Note 2}	19	17	Input	External interrupt input (non-maskable, analog noise elimination). 5 V tolerant.	P02
RD	69	67	Output	Read strobe signal output for external memory	PCT4
REGC	12	10	-	Connection of regulator output stabilization capacitance (4.7 μ F)	-
RESET	16	14	Input	System reset input	_
RTP00	39	37	Output	Real-time output port.	P50/TIQ01/KR0/TOQ01
RTP01	40	38		N-ch open-drain output selectable. 5 V tolerant.	P51/TIQ02/KR1/TOQ02
RTP02	41	39			P52/TIQ03/KR2/TOQ03/DDI
RTP03	42	40			P53/SIB2/KR3/TIQ00/TOQ00/ DDO
RTP04	43	41			P54/SOB2/KR4/DCK
RTP05	44	42			P55/SCKB2/KR5/DMS
RXDA0	28	26	Input	Serial receive data input (UARTA0 to UARTA2)	P31/INTP7/SIB4
RXDA1	46	44	_	5 V tolerant.	P91/A1/KR7/SCL02
RXDA2	38	36			P39/SCL00

Notes 1. Pull this pin up externally.

2. The NMI pin and P02 pin are an alternate-function pin. This pin functions as the P02 pin after if has been reset. To enable the NMI pin, set the PMC0.PMC02 bit to 1. The initial setting of the NMI pin is "No edge detected". Select the NMI pin valid edge using INTF0 and INTR0 registers.

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

www.DataShee**35**U.com

Pin Name	Pin No.		I/O	Function	Alternate Function
	GF	GC			
SCKB0	26	24	Ι/Ο	Serial clock I/O (CSIB0 to CSIB4)	P42
SCKB1	54	52		N-ch open-drain output selectable. 5 V tolerant.	P99/A9
SCKB2	44	42			P55/KR5/RTP05/DMS
SCKB3	57	55			P912/A12
SCKB4	29	27			P32/ASCKA0/TIP00/TOP00
SCL00	38	36	I/O	Serial clock I/O (I ² C00 to I ² C02)	P39/RXDA2
SCL01	25	23		N-ch open-drain output selectable.	P41/SOB0
SCL02	46	44	-	5 V tolerant.	P91/A1/KR7/RXDA1
SDA00	37	35	I/O	Serial transmit/receive data I/O (I ² C00 to I ² C02)	P38/TXDA2
SDA01	24	22	-	N-ch open-drain output selectable.	P40/SIB0
SDA02	45	43	-	5 V tolerant.	P90/A0/KR6/TXDA1
SIB0	24	22	_ `	Serial receive data input (CSIB0 to CSIB4) 5 V tolerant.	P40/SDA01
SIB1	52	50			P97/A7/TIP20/TOP20
SIB2	42	40			P53/KR3/TIQ00/TOQ00/
			-		RTP03/DDO
SIB3	55	53	_		P910/A10
SIB4	28	26			P31/RXDA0/INTP7
SOB0	25	23	Output	utput Serial transmit data output (CSIB0 to CSIB4) N-ch open-drain output selectable. 5 V tolerant.	P41/SCL01
SOB1	53	51			P98/A8
SOB2	43	41			P54/KR4/RTP04/DCK
SOB3	56	54			P911/A11
SOB4	27	25	1		P30/TXDA0

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

(4/6)

Pin Name	Pin	No.	I/O	Function	Alternate Function
	GF	GC			
TIP00	29	27	Input	External event count input/capture trigger input/external trigger input (TMP0). 5 V tolerant.	P32/ASCKA0/SCKB4/TOP00
TIP01	30	28		Capture trigger input (TMP0). 5 V tolerant.	P33/TOP01
TIP10	31	29		External event count input/capture trigger input/external trigger input (TMP1). 5 V tolerant.	P34/TOP10
TIP11	32	30		Capture trigger input (TMP1). 5 V tolerant.	P35/TOP11
TIP20	52	50		External event count input/capture trigger input/external trigger input (TMP2). 5 V tolerant.	P97/A7/SIB1/TOP20
TIP21	51	49		Capture trigger input (TMP2). 5 V tolerant.	P96/A6/TOP21
TIP30	50	48		External event count input/capture trigger input/external trigger input (TMP3). 5 V tolerant.	P95/A5/TOP30
TIP31	49	47		Capture trigger input (TMP3). 5 V tolerant.	P94/A4/TOP31
TIP40	48	46		External event count input/capture trigger input/external trigger input (TMP4). 5 V tolerant.	P93/A3/TOP40
TIP41	47	45		Capture trigger input (TMP4). 5 V tolerant.	P92/A2/TOP41
TIP50	60	58		External event count input/capture trigger input/external trigger input (TMP5). 5 V tolerant.	P915/A15/INTP6/TOP50
TIP51	59	57		Capture trigger input (TMP5). 5 V tolerant.	P914/A14/INTP5/TOP51
TIQ00	42	40		External event count input/capture trigger input/external trigger input (TMQ0). 5 V tolerant.	P53/SIB2/KR3/TOQ00/RTP03/ DDO
TIQ01	39	37		Capture trigger input (TMQ0). 5 V tolerant.	P50/KR0/TOQ01/RTP00
TIQ02	40	38			P51/KR1/TOQ02/RTP01
TIQ03	41	39			P52/KR2/TOQ03/RTP02/ DDI

 (5/6)

Pin Name Pin No.		I/O	Function	(6/6) Alternate Function	
	GF	GC			
TOP00	29	27	Output	Timer output (TMP0)	P32/ASCKA0/SCKB4/TIP00
TOP01	30	28		N-ch open-drain output selectable. 5 V tolerant.	P33/TIP01
TOP10	31	29		Timer output (TMP1)	P34/TIP10
TOP11	32	30		N-ch open-drain output selectable. 5 V tolerant.	P35/TIP11
TOP20	52	50		Timer output (TMP2)	P97/A7/SIB1/TIP20
TOP21	51	49		N-ch open-drain output selectable. 5 V tolerant.	P96/A6/TIP21
TOP30	50	48		Timer output (TMP3)	P95/A5/TIP30
TOP31	49	47		N-ch open-drain output selectable. 5 V tolerant.	P94/A4/TIP31
TOP40	48	46		Timer output (TMP4)	P93/A3/TIP40
TOP41	47	45		N-ch open-drain output selectable. 5 V tolerant.	P92/A2/TIP41
TOP50	60	58		Timer output (TMP5)	P915/A15/INTP6/TIP50
TOP51	59	57		N-ch open-drain output selectable. 5 V tolerant.	P914/A14/INTP5/TIP51
TOQ00	42	40	Output	Timer output (TMQ0) N-ch open-drain output selectable. 5 V tolerant.	P53/SIB2/KR3/TIQ00/RTP03/ DDO
TOQ01	39	37			P50/TIQ01/KR0/RTP00
TOQ02	40	38			P51/TIQ02/KR1/RTP01
TOQ03	41	39			P52/TIQ03/KR2/RTP02/DDI
TXDA0	27	25	Output	Serial transmit data output (UARTA0 to UARTA2)	P30/SOB4
TXDA1	45	43		N-ch open-drain output selectable.	P90/A0/KR6/SDA02
TXDA2	37	35		5 V tolerant.	P38/SDA00
VDD	11	9	_	Positive power supply pin for internal	_
Vss	13	11	-	Ground potential for internal	-
WAIT	63	61	Input	External wait input	РСМО
WR0	67	65	Output	Write strobe for external memory (lower 8 bits)	PCT0
WR1	68	66		Write strove for external memory (higher 8 bits)	PCT1
X1	14	12	Input	Connection of resonator for main clock	_
X2	15	13	-		-
XT1	17	15	Input	Connection of resonator for subclock	-
XT2	18	16	-		_

 (6/6)

2.2 Pin States

www.DataSheet4U.com

The operation states of pins in the various modes are described below.

Pin Name	When Power Is Turned On ^{Note 1}	During Reset (Except When Power Is Turned On)	HALT Mode ^{Note 2}	IDLE1, IDLE2, Sub-IDLE Mode ^{Note 2}	STOP Mode ^{Note 2}	ldle State ^{Note 3}	Bus Hold
P05/DRST	Pulled down	Pulled down ^{Note 4}	Held	Held	Held	Held	Held
P10/ANO0, P11/ANO1	Undefined	Hi-Z	Held	Held	Hi-Z	Held	Held
P53/DDO		Hi-Z ^{Note 5}	Held	Held	Held	Held	Held
AD0 to AD15	Hi-Z ^{Note 6}	Hi-Z ^{Note 6}	Notes 7, 8	Hi-Z	Hi-Z	Held	Hi-Z
A0 to A15			Undefined ^{Notes 7, 9}				
A16 to A21			Undefined ^{Note 7}				
WAIT			_	_	_	-	_
CLKOUT			Operating	L	L	Operating	Operating
WR0, WR1			H ^{Note 7}	Н	Н	Н	Hi-Z
RD							
ASTB							
HLDAK			Operating ^{Note 7}				L
HLDRQ				_	_	-	Operating
Other port pins	Hi-Z	Hi-Z	Held	Held	Held	Held	Held

Table 2-2. Pin Operation States in Various Modes

- **Notes 1.** Duration until 1 ms elapses after the supply voltage reaches the operating supply voltage range (lower limit) when the power is turned on.
 - 2. Operates while an alternate function is operating.
 - **3.** In separate bus mode, the state of the pins in the idle state inserted after the T2 state is shown. In multiplexed bus mode, the state of the pins in the idle state inserted after the T3 state is shown.
 - 4. Pulled down during external reset. During internal reset by the watchdog timer, clock monitor, etc., the state of this pin differs according to the OCDM.OCDM0 bit setting.
 - 5. DDO output is specified in the on-chip debug mode.
 - 6. The bus control pins function alternately as port pins, so they are initialized to the input mode (port mode).
 - 7. Operates even in the HALT mode, during DMA operation.
 - In separate bus mode: Hi-Z In multiplexed bus mode: Undefined
 - 9. In separate bus mode

Remark Hi-Z: High impedance

Held: The state during the immediately preceding external bus cycle is held.

- L: Low-level output
- H: High-level output
- -: Input without sampling (not acknowledged)

2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins

www.DataSheet4U.com (173)

Pin	Alternate Function	Pin	No.	I/O Circuit Type	Recommended Connection
		GF	GC		
P02	NMI	19	17	10-D	Input: Independently connect to EVDD or
P03	INTP0/ADTRG	20	18		EVss via a resistor.
P04	INTP1	21	19		Output: Leave open.
P05	INTP2/DRST	22	20	10-N	Input: Independently connect to EVss via a resistor. Fixing to VDD level is prohibited. Output: Leave open. Internally pull-down after reset by RESET pin.
P06	INTP3	23	21	10-D	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P10, P11	ANO0, ANO1	5, 6	3, 4	12-D	Input: Independently connect to AV _{REF1} or AV _{SS} via a resistor. Output: Leave open.
P30	TXDA0/SOB4	27	25	10-G	Input: Independently connect to EVDD or
P31	RXDA0/INTP7/SIB4	28	26	10-D	EVss via a resistor.
P32	ASCKA0/SCKB4/TIP00	29	27		Output: Leave open.
P33	TIP01/TOP01	30	28		
P34	TIP10/TOP10	31	29		
P35	TIP11/TOP11	32	30		
P36	_	33	31	10-G	
P37	_	34	32		
P38	TXDA2/SDA00	37	35	10-D	
P39	RXDA2/SCL00	38	36		
P40	SIB0/SDA01	24	22		
P41	SOB0/SCL01	25	23		
P42	SCKB0	26	24		
P50	TIQ01/KR0/TOQ01/RTP00	39	37		
P51	TIQ02/KR1/TOQ02/RTP01	40	38		
P52	TIQ03/KR2/TOQ03/RTP02/DDI	41	39		
P53	SIB2/KR3/TIQ00/TOQ00/RTP03/ DDO	42	40		
P54	SOB2/KR4/RTP04/DCK	43	41		
P55	SCKB2/KR5/RTP05/DMS	44	42		
P70 to P711	ANI0 to ANI11	2, 1, 100-91	100-89	11-G	Input: Independently connect to AVREFO or AVss via a resistor. Output: Leave open.

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

Pin	Alternate Function	Pin No.		I/O Circuit Type	Recommended Connection		
		GF	GC	-			
P90	A0/KR6/TXDA1/SDA02	45	43	10-D	Input: Independently connect to EVDD or		
P91	A1/KR7/RXDA1/SCL02	46	44	-	EVss via a resistor.		
P92	A2/TIP41/TOP41	47	45		Output: Leave open.		
P93	A3/TIP40/TOP40	48	46	-			
P94	A4/TIP31/TOP31	49	47	-			
P95	A5/TIP30/TOP30	50	48				
P96	A6/TIP21/TOP21	51	49	-			
P97	A7/SIB1/TIP20/TOP20	52	50				
P98	A8/SOB1	53	51	10-G			
P99	A9/SCKB1	54	52	10-D			
P910	A10/SIB3	55	53				
P911	A11/SOB3	56	54	10-G			
P912	A12/SCKB3	57	55	10-D			
P913	A13/INTP4	58	56				
P914	A14/INTP5/TIP51/TOP51	59	57				
P915	A15/INTP6/TIP50/TOP50	60	58	-			
PCM0	WAIT	63	61	5	Input: Independently connect to BVDD or		
PCM1	CLKOUT	63 61 5 64 62		BVss via a resistor.			
PCM2	HLDAK	65	63		Output: Leave open.		
PCM3	HLDRQ	66	64	-			
PCT0, PCT1	WR0, WR1	67, 68	65, 66	-			
PCT4	RD	69	67				
PCT6	ASTB	70	68				
PDH0 to PDH3	A16 to A19	89, 90 61, 62	87, 88 59, 60				
PDH4, PDH5	A20, A21	8, 9	6, 7		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.		
PDL0 to PDL4	AD0 to AD4	73-77	71-75		Input: Independently connect to BV _{DD} or BVss via a resistor.		
PDL5	AD5/FLMD1	78	76		Output: Leave open.		
PDL6 to PDL15	AD6 to AD15	79-88	77-86				

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14×14)

(2/3)


Pin	Alternate Function	Pin	No.	I/O Circuit Type	Recommended Connection	
		GF	GC			
AV _{REF0}	-	3	1	_	Directly connect to VDD and always supply power.	
AV _{REF1}	-	7	5	_	Directly connect to V _{DD} and always supply power.	
AVss	-	4	2	_	Directly connect to Vss and always supply power.	
BVdd	-	72	70	_	Directly connect to VDD and always supply power.	
BVss	-	71	69	_	Directly connect to Vss and always supply power.	
EVDD	_	36	34	_	_	
EVss	-	35	33	-	_	
FLMD0	-	10	8	-	Directly connect to Vss in a mode other than the flash memory programming mode.	
REGC	-	12	10	_	Connect regulator output stabilization capacitance (4.7 μ F (preliminary value)).	
RESET	_	16	14	2	_	
Vdd	-	11	9	-	_	
Vss	-	13	11	-	_	
X1	_	14	12	-	_	
X2	-	15	13	-	_	
XT1	_	17	15	16	Connect to Vss.	
XT2	_	18	16	16	Leave open.	

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14×14)

(3/3) w.Da<mark>t</mark>aSheet4U.com Figure 2-1. Pin I/O Circuits

www.DataSheet4U.com



Note Hysteresis characteristics are not available in port mode.

2.4 Cautions

When the power is turned on, the following pins may output an undefined level temporarily even during reset.

- P10/ANO0 pin
- P11/ANO1 pin
- P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO pin

CHAPTER 3 CPU FUNCTION

The CPU of the V850ES/JG2 is based on RISC architecture and executes almost all instructions with one clock by using a 5-stage pipeline.

3.1 Features

O Minimum instruction execution time: 50 ns (at 20 MHz operation)

30.5 μ s (with subclock (fxT) = 32.768 kHz operation)

○ Memory space Program (physical address) space: 64 MB linear

Data (logical address) space: 4 GB linear

 \bigcirc General-purpose registers: 32 bits \times 32 registers

○ Internal 32-bit architecture

 \bigcirc 5-stage pipeline control

○ Multiplication/division instruction

 \bigcirc Saturation operation instruction

 \bigcirc 32-bit shift instruction: 1 clock

 \bigcirc Load/store instruction with long/short format

○ Four types of bit manipulation instructions

SET1

- CLR1
- NOT1
- TST1

3.2 CPU Register Set

The registers of the V850ES/JG2 can be classified into two types: general-purpose program registers and dedicated system registers. All the registers are 32 bits wide.

For details, refer to the V850ES Architecture User's Manual.

(1) Program register set	(2) System register set
31 C	
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	CTPSW (CALLT execution status saving register)
r12	
r13	DBPC (Exception/debug trap status saving register)
r14	DBPSW (Exception/debug trap status saving register)
r15	
r16	
r17	CTBP (CALLT base pointer)
r18	
r19	
r20	
r21	
r22	
r23	
r24	
125	
r26	
r27 r28	
r28 r29	
r30 (Element pointer (EP))	
r31 (Link pointer (LP))	1
1 0	
PC (Program counter)	

3.2.1 Program register set

The program registers include general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used to store a data variable or an address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when these registers are used. r0 always holds 0 and is used for an operation that uses 0 or addressing of offset 0. r30 is used by the SLD and SST instructions as a base pointer when these instructions access the memory. r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. When using these registers, save their contents for protection, and then restore the contents after using the registers. r2 is sometimes used by the real-time OS. If the real-time OS does not use r2, it can be used as a register for variables.


Name	Usage	Operation			
rO	Zero register	Always holds 0.			
r1	Assembler-reserved register	Used as working register to create 32-bit immediate data			
r2	Register for address/data variable (if real-time OS does not use r2)				
r3	Stack pointer	Used to create a stack frame when a function is called			
r4	Global pointer	Used to access a global variable in the data area			
r5	Text pointer	Used as register that indicates the beginning of a text area (area where program codes are located)			
r6 to r29	Register for address/data variable				
r30	Element pointer	Used as base pointer to access memory			
r31	Link pointer	Used when the compiler calls a function			
PC	Program counter	Holds the instruction address during program execution			

Table 3-1. Program Registers

Remark For further details on the r1, r3 to r5, and r31 that are used in the assembler and C compiler, refer to the CA850 (C Compiler Package) Assembly Language User's Manual.

(2) Program counter (PC)

The program counter holds the instruction address during program execution. The lower 32 bits of this register are valid. Bits 31 to 26 are fixed to 0. A carry from bit 25 to 26 is ignored even if it occurs. Bit 0 is fixed to 0. This means that execution cannot branch to an odd address.



3.2.2 System register set

The system registers control the status of the CPU and hold interrupt information.

www.DataSheet4U.com

These registers can be read or written by using system register load/store instructions (LDSR and STSR), using the system register numbers listed below.

System	System Register Name	Operand S	pecification
Register Number		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) ^{Note 1}	\checkmark	\checkmark
1	Interrupt status saving register (EIPSW) ^{Note 1}	\checkmark	\checkmark
2	NMI status saving register (FEPC) ^{Note 1}	\checkmark	\checkmark
3	NMI status saving register (FEPSW) ^{Note 1}	\checkmark	\checkmark
4	Interrupt source register (ECR)	×	\checkmark
5	Program status word (PSW)	\checkmark	\checkmark
6 to 15	Reserved for future function expansion (operation is not guaranteed if these registers are accessed)	×	×
16	CALLT execution status saving register (CTPC)	\checkmark	\checkmark
17	CALLT execution status saving register (CTPSW)	\checkmark	\checkmark
18	Exception/debug trap status saving register (DBPC)	$\sqrt{Note 2}$	√ ^{Note 2}
19	Exception/debug trap status saving register (DBPSW)	$\sqrt{Note 2}$	√ ^{Note 2}
20	CALLT base pointer (CTBP)	\checkmark	\checkmark
21 to 31	Reserved for future function expansion (operation is not guaranteed if these registers are accessed)	×	×

Table 3-2. System Register Numbers

- **Notes 1.** Because only one set of these registers is available, the contents of these registers must be saved by program if multiple interrupts are enabled.
 - **2.** These registers can be accessed only during the interval between the execution of the DBTRAP instruction or illegal opcode and DBRET instruction execution.
- Caution Even if EIPC or FEPC, or bit 0 of CTPC is set to 1 by the LDSR instruction, bit 0 is ignored when execution is returned to the main routine by the RETI instruction after interrupt servicing (this is because bit 0 of the PC is fixed to 0). Set an even value to EIPC, FEPC, and CTPC (bit 0 = 0).
- **Remark** $\sqrt{:}$ Can be accessed ×: Access prohibited

(1) Interrupt status saving registers (EIPC and EIPSW)

EIPC and EIPSW are used to save the status when an interrupt occurs.

www.DataSheet4U.com

If a software exception or a maskable interrupt occurs, the contents of the program counter (PC) are saved to EIPC, and the contents of the program status word (PSW) are saved to EIPSW (these contents are saved to the NMI status saving registers (FEPC and FEPSW) if a non-maskable interrupt occurs).


The address of the instruction next to the instruction under execution, except some instructions (see **19.8 Periods in Which Interrupts Are Not Acknowledged by CPU**), is saved to EIPC when a software exception or a maskable interrupt occurs.

The current contents of the PSW are saved to EIPSW.

Because only one set of interrupt status saving registers is available, the contents of these registers must be saved by program when multiple interrupts are enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved for future function expansion (these bits are always fixed to 0).

The value of EIPC is restored to the PC and the value of EIPSW to the PSW by the RETI instruction.



FEPC and FEPSW are used to save the status when a non-maskable interrupt (NMI) occurs.

(2) NMI status saving registers (FEPC and FEPSW)

If an NMI occurs, the contents of the program counter (PC) are saved to FEPC, and those of the program status word (PSW) are saved to FEPSW.


The address of the instruction next to the one of the instruction under execution, except some instructions, is saved to FEPC when an NMI occurs.

The current contents of the PSW are saved to FEPSW.

Because only one set of NMI status saving registers is available, the contents of these registers must be saved by program when multiple interrupts are enabled.


Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved for future function expansion (these bits are always fixed to 0).

The value of FEPC is restored to the PC and the value of FEPSW to the PSW by the RETI instruction.



(3) Interrupt source register (ECR)

The interrupt source register (ECR) holds the source of an exception or interrupt if an exception or interrupt occurs. This register holds the exception code of each interrupt source. Because this register is a read-only register, data cannot be written to this register using the LDSR instruction.



(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the status of the program (result of instruction execution) and the status of the CPU.

If the contents of a bit of this register are changed by using the LDSR instruction, the new contents are validated immediately after completion of LDSR instruction execution. However if the ID flag is set to 1, interrupt requests will not be acknowledged while the LDSR instruction is being executed.

Bits 31 to 8 of this register are reserved for future function expansion (these bits are fixed to 0).

PSW		RFU NP EP ID SAT CY OV S Z Default value 00000020H
Bit position	Flag name	Meaning
31 to 8	RFU	Reserved field. Fixed to 0.
7	NP	 Indicates that a non-maskable interrupt (NMI) is being serviced. This bit is set to 1 when an NMI request is acknowledged, disabling multiple interrupts. 0: NMI is not being serviced. 1: NMI is being serviced.
6	EP	 Indicates that an exception is being processed. This bit is set to 1 when an exception occurs. Even if this bit is set, interrupt requests are acknowledged. 0: Exception is not being processed. 1: Exception is being processed.
5	ID	Indicates whether a maskable interrupt can be acknowledged. 0: Interrupt enabled 1: Interrupt disabled
4	SAT ^{Note}	Indicates that the result of a saturation operation has overflowed and is saturated. Because this is a cumulative flag, it is set to 1 when the result of a saturation operation instruction is saturated, and is not cleared to 0 even if the subsequent operation result is not saturated. Use the LDSR instruction to clear this bit. This flag is neither set to 1 nor cleared to 0 by execution of an arithmetic operation instruction. 0: Not saturated 1: Saturated
3	CY	Indicates whether a carry or a borrow occurs as a result of an operation.0: Carry or borrow does not occur.1: Carry or borrow occurs.
2	OV ^{Note}	Indicates whether an overflow occurs during operation.0: Overflow does not occur.1: Overflow occurs.
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: The result is positive or 0. 1: The result is negative.
0	Z	Indicates whether the result of an operation is 0. 0: The result is not 0. 1: The result is 0.

(1/2)

(2/2)

aSheet4U.com

Note The result of the operation that has performed saturation processing is determined by the contents of the OV and S flags. The SAT flag is set to 1 only when the OV flag is set to 1 when a saturation operation is performed.

Status of Operation Result		Result of Operation of		
	SAT	OV	S	Saturation Processing
Maximum positive value is exceeded	1	1	0	7FFFFFFH
Maximum negative value is exceeded	1	1	1	8000000H
Positive (maximum value is not exceeded)	Holds value	0	0	Operation result itself
Negative (maximum value is not exceeded)	before operation		1	

(5) CALLT execution status saving registers (CTPC and CTPSW)


CTPC and CTPSW are CALLT execution status saving registers.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and those of the program status word (PSW) are saved to CTPSW.

The contents saved to CTPC are the address of the instruction next to CALLT.

The current contents of the PSW are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved for future function expansion (fixed to 0).



(6) Exception/debug trap status saving registers (DBPC and DBPSW)

DBPC and DBPSW are exception/debug trap status registers.


If an exception trap or debug trap occurs, the contents of the program counter (PC) are saved to DBPC, and those of the program status word (PSW) are saved to DBPSW.

The contents to be saved to DBPC are the address of the instruction next to the one that is being executed when an exception trap or debug trap occurs.

The current contents of the PSW are saved to DBPSW.

This register can be read or written only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.

Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved for future function expansion (fixed to 0). The value of DBPC is restored to the PC and the value of DBPSW to the PSW by the DBRET instruction.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify a table address or generate a target address (bit 0 is fixed to 0).

Bits 31 to 26 of this register are reserved for future function expansion (fixed to 0).

СТВР	31 2625 0 0 0 0 0 0 0 0 (Base address) (Base address)	0 Default value 0xxxxxxxH (x: Undefined)	
------	---	---	--

3.3 Operation Modes

The V850ES/JG2 has the following operation modes.

(1) Normal operation mode

In this mode, each pin related to the bus interface is set to the port mode after system reset has been released. Execution branches to the reset entry address of the internal ROM, and then instruction processing is started.

(2) Flash memory programming mode

In this mode, the internal flash memory can be programmed by using a flash programmer.

(3) On-chip debug mode

The V850ES/JG2 is provided with an on-chip debug function that employs the JTAG (Joint Test Action Group) communication specifications.

For details, see CHAPTER 27 ON-CHIP DEBUG FUNCTION.

3.3.1 Specifying operation mode

Specify the operation mode by using the FLMD0 and FLMD1 pins.

In the normal mode, make sure that a low level is input to the FLMD0 pin when reset is released.

In the flash memory programming mode, a high level is input to the FLMD0 pin from the flash programmer if a flash programmer is connected, but it must be input from an external circuit in the self-programming mode.

Operation When I	Reset Is Released	Operation Mode After Reset
FLMD0	FLMD1	
L	×	Normal operation mode
н	L	Flash memory programming mode
н	н	Setting prohibited

Remark L: Low-level input

H: High-level input


×: Don't care


3.4 Address Space

www.DataSheet4U.com

3.4.1 CPU address space

For instruction addressing, up to a combined total of 16 MB of external memory area and internal ROM area, plus an internal RAM area, are supported in a linear address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






3.4.2 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. The higher 6 bits ignore a carry or borrow from bit 25 to 26 during branch address calculation.

Therefore, the highest address of the program space, 03FFFFFH, and the lowest address, 00000000H, are contiguous addresses. That the highest address and the lowest address of the program space are contiguous in this way is called wraparound.


Caution Because the 4 KB area of addresses 03FFF000H to 03FFFFFFH is an on-chip peripheral I/O area, instructions cannot be fetched from this area. Therefore, do not execute an operation in which the result of a branch address calculation affects this area.



(2) Data space

The result of an operand address calculation operation that exceeds 32 bits is ignored.

Therefore, the highest address of the data space, FFFFFFFH, and the lowest address, 00000000H, are contiguous, and wraparound occurs at the boundary of these addresses.



3.4.3 Memory map

The areas shown below are reserved in the V850ES/JG2.

www.DataSheet4U.com





Figure 3-2. Data Memory Map (Physical Addresses)

Figure 3-3. Program Memory Map

www.DataSheet4U.com



3.4.4 Areas

www.DataSheet4U.com


(1) Internal ROM area

Up to 1 MB is reserved as an internal ROM area.

(a) Internal ROM (128 KB)

128 KB are allocated to addresses 00000000H to 0001FFFFH in the μ PD70F3715. Accessing addresses 00020000H to 000FFFFFH is prohibited.


Figure 3-4. Internal ROM Area (128 KB)



(b) Internal ROM (256 KB)

256 KB are allocated to addresses 00000000H to 0003FFFFH in the μ PD70F3716. Accessing addresses 00040000H to 000FFFFFH is prohibited.





(c) Internal ROM (384 KB)

384 KB are allocated to addresses 00000000H to 0005FFFFH in the μ PD70F3717. Accessing addresses 00060000H to 000FFFFFH is prohibited.

www.DataSheet4U.com





Figure 3-6. Internal ROM Area (384 KB)

(d) Internal ROM (512 KB)

512 KB are allocated to addresses 00000000H to 0007FFFFH in the μ PD70F3718. Accessing addresses 00080000H to 000FFFFFH is prohibited.






(e) Internal ROM (640 KB)

640 KB are allocated to addresses 00000000H to 0009FFFFH in the μ PD70F3719. Accessing addresses 000A0000H to 000FFFFFH is prohibited.

www.DataSheet4U.com






(2) Internal RAM area

Up to 60 KB are reserved as the internal RAM area.

(a) Internal RAM (12 KB)

12 KB are allocated to addresses 03FFC000H to 03FFEFFFH of the μ PD70F3715. Accessing addresses 03FF0000H to 03FFBFFFH is prohibited.





(b) Internal RAM (24 KB)

24 KB are allocated to addresses 03FF9000H to 03FFEFFFH of the μ PD70F3716. Accessing addresses 03FF0000H to 03FF8FFFH is prohibited.




Figure 3-10. Internal RAM Area (24 KB)

(c) Internal RAM (32 KB)

32 KB are allocated to addresses 03FF7000H to 03FFEFFFH of the μPD70F3717. Accessing addresses 03FF0000H to 03FF6FFFH is prohibited. www.DataSheet4U.com






Figure 3-11. Internal RAM Area (32 KB)

(d) Internal RAM (40 KB)

40 KB are allocated to addresses 03FF5000H to 03FFEFFFH of the μ PD70F3718. Accessing addresses 03FF0000H to 03FF4FFFH is prohibited.





(e) Internal RAM area (48 KB)

Г

48 KB are allocated to addresses 03FF3000H to 03FFEFFFH of the μ PD70F3719. Accessing addresses 03FF0000H to 03FF2FFFH is prohibited.

www.DataSheet4U.com

Physical address space		Logical address space
03FFEFFH		FFFFEFFH
	Internal RAM (48 KB)	
03FF3000H 03FF2FFFH 03FF0000H	Access-prohibited area	FFFF3000H FFFF2FFFH FFFF0000H

Figure 3-13. Internal RAM Area (48 KB)

(3) On-chip peripheral I/O area

4 KB of addresses 03FFF000H to 03FFFFFH are reserved as the on-chip peripheral I/O area. WWW.DataSheet4U.com




Figure 3-14. On-Chip Peripheral I/O Area

Peripheral I/O registers that have functions to specify the operation mode for and monitor the status of the onchip peripheral I/O are mapped to the on-chip peripheral I/O area. Program cannot be fetched from this area.

- Cautions 1. When a register is accessed in word units, a word area is accessed twice in halfword units in the order of lower area and higher area, with the lower 2 bits of the address ignored.
 - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits are undefined when the register is read, and data is written to the lower 8 bits.
 - 3. Addresses not defined as registers are reserved for future expansion. The operation is undefined and not guaranteed when these addresses are accessed.
- (4) External memory area

15 MB (00100000H to 00FFFFFFH) are allocated as the external memory area. For details, see **CHAPTER 5 BUS CONTROL FUNCTION**.

Caution The V850ES/JG2 has 22 address pins (A0 to A21), so the external memory area appears as a repeated 4 MB image. In the separate bus mode or when the A20 and A21 pins are used, it is necessary that EVDD = BVDD = VDD.

3.4.5 Recommended use of address space

The architecture of the V850ES/JG2 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 0000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access the following addresses.

Caution If a branch instruction is at the upper limit of the internal RAM area, a prefetch operation (invalid fetch) straddling the on-chip peripheral I/O area does not occur.

RAM Size	Access Address				
48 KB	03FF3000H to 03FFEFFFH				
40 KB	03FF5000H to 03FFEFFFH				
32 KB	03FF7000H to 03FFEFFFH				
24 KB	03FF9000H to 03FFEFFH				
12 KB	03FFC000H to 03FFEFFFH				


(2) Data space

With the V850ES/JG2, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.

(a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H ±32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.



Example: *μ*PD70F3717




Figure 3-15. Recommended Memory Map

www.DataSheet4U.com

3.4.6 Peripheral I/O registers

www.DataSheet4U.com (1/10)

Address	Function Register Name	Symbol	R/W	Manipulatable Bits			(1/10 Default Value
		Cymbol		1	8	16	
FFFFF004H	Port DL register	PDL	R/W		-	√	0000H ^{Note}
FFFF004H	Port DL register L	PDLL	-	\checkmark			00H ^{Note}
FFFFF005H	Port DL register H	PDLH		\checkmark	\checkmark		00H ^{Note}
FFFFF006H	Port DH register	PDH		\checkmark	\checkmark		00H ^{Note}
FFFFF00AH	Port CT register	PCT		\checkmark	\checkmark		00H ^{Note}
FFFFF00CH	Port CM register	PCM	-	\checkmark	\checkmark		00H ^{Note}
FFFFF024H	Port DL mode register	PMDL					FFFFH
FFFFF024H	Port DL mode register L	PMDLL	-	\checkmark	\checkmark		FFH
FFFFF025H	Port DL mode register H	PMDLH	-	\checkmark	\checkmark		FFH
FFFFF026H	Port DH mode register	PMDH	-	\checkmark	\checkmark		FFH
FFFFF02AH	Port CT mode register	PMCT	-	\checkmark	\checkmark		FFH
FFFFF02CH	Port CM mode register	PMCM	-	\checkmark	\checkmark		FFH
FFFFF044H	Port DL mode control register	PMCDL	-				0000H
FFFFF044H	Port DL mode control register L	PMCDLL	-	\checkmark	\checkmark		00H
FFFFF045H	Port DL mode control register H	PMCDLH	-	\checkmark	\checkmark		00H
FFFFF046H	Port DH mode control register	PMCDH	-	\checkmark	\checkmark		00H
FFFFF04AH	Port CT mode control register	PMCCT	-	\checkmark	\checkmark		00H
FFFFF04CH	Port CM mode control register	PMCCM	-	\checkmark	\checkmark		00H
FFFFF066H	Bus size configuration register	BSC	-				5555H
FFFFF06EH	System wait control register	VSWC			\checkmark		77H
FFFFF080H	DMA source address register 0L	DSA0L	-				Undefined
FFFFF082H	DMA source address register 0H	DSA0H					Undefined
FFFFF084H	DMA destination address register 0L	DDA0L					Undefined
FFFFF086H	DMA destination address register 0H	DDA0H					Undefined
FFFFF088H	DMA source address register 1L	DSA1L					Undefined
FFFFF08AH	DMA source address register 1H	DSA1H					Undefined
FFFF08CH	DMA destination address register 1L	DDA1L	-				Undefined
FFFFF08EH	DMA destination address register 1H	DDA1H	-				Undefined
FFFFF090H	DMA source address register 2L	DSA2L	-				Undefined
FFFF092H	DMA source address register 2H	DSA2H	-				Undefined
FFFFF094H	DMA destination address register 2L	DDA2L	-				Undefined
FFFFF096H	DMA destination address register 2H	DDA2H	-				Undefined
FFFFF098H	DMA source address register 3L	DSA3L	-				Undefined
FFFFF09AH	DMA source address register 3H	DSA3H	-				Undefined
FFFFF09CH	DMA destination address register 3L	DDA3L	1				Undefined
FFFFF09EH	DMA destination address register 3H	DDA3H	1			√	Undefined
FFFFF0C0H	DMA transfer count register 0	DBC0	-			1	Undefined
FFFFF0C2H	DMA transfer count register 0	DBC0	-			V	Undefined
FFFFF0C2H	DMA transfer count register 1	DBC1 DBC2	-			v √	Undefined
		DBC2 DBC3	-			v √	Undefined
FFFFF0C6H FFFFF0D0H	DMA transfer count register 3 DMA addressing control register 0	DBC3 DADC0	-			v √	0000H

Note The output latch is 00H or 0000H. When these registers are in the input mode, the pin statuses are read.

(2/10)

						(2/10	
Address	Function Register Name	Symbol	R/W			le Bits	Default Value
				1	8	16	
FFFFF0D2H	DMA addressing control register 1	DADC1	R/W			V	0000H
FFFFF0D4H	DMA addressing control register 2	DADC2	_			V	0000H
FFFFF0D6H	DMA addressing control register 3	DADC3	_			V	0000H
FFFFF0E0H	DMA channel control register 0	DCHC0		\checkmark			00H
FFFFF0E2H	DMA channel control register 1	DCHC1	_	\checkmark			00H
FFFFF0E4H	DMA channel control register 2	DCHC2		\checkmark	\checkmark		00H
FFFFF0E6H	DMA channel control register 3	DCHC3		\checkmark	\checkmark		00H
FFFFF100H	Interrupt mask register 0	IMR0				\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L		\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H		\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1				\checkmark	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L		\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H		\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2				\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	1	\checkmark	\checkmark		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H		\checkmark			FFH
FFFFF106H	Interrupt mask register 3	IMR3				\checkmark	FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L		\checkmark	\checkmark		FFH
FFFFF107H	Interrupt mask register 3H	IMR3H		\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	LVIIC		\checkmark	\checkmark		47H
FFFF112H	Interrupt control register	PIC0					47H
FFFF114H	Interrupt control register	PIC1					47H
FFFFF116H	Interrupt control register	PIC2					47H
FFFFF118H	Interrupt control register	PIC3					47H
FFFFF11AH	Interrupt control register	PIC4					47H
FFFFF11CH	Interrupt control register	PIC5	-		V		47H
FFFFF11EH	Interrupt control register	PIC6	_		V		47H
FFFFF120H	Interrupt control register	PIC7	-				47H
FFFFF122H	Interrupt control register	TQ0OVIC	-	√	√		47H
FFFFF124H	Interrupt control register	TQOCCICO	-	√	, √		47H
FFFFF126H	Interrupt control register	TQ0CCIC1	-	V	√		47H
FFFFF128H	Interrupt control register	TQ0CCIC2	-	V	√ √		47H
FFFFF12AH	Interrupt control register	TQUECIC3	-	V	1		47H
FFFFF12CH	Interrupt control register	TPOOVIC	-	V	V		47H
FFFFF12EH	Interrupt control register	TPOCCICO	1	V	V		47H 47H
FFFFF12EH		TP0CCIC0 TP0CCIC1	-	v √	v √		47H 47H
	Interrupt control register		-	√ √	v √		
FFFFF132H	Interrupt control register	TP1OVIC	-	N √	N √		47H
FFFFF134H	Interrupt control register	TP1CCIC0	-	-			47H
FFFFF136H	Interrupt control register	TP1CCIC1	-		V		47H
FFFFF138H	Interrupt control register	TP2OVIC	-		√		47H
FFFFF13AH	Interrupt control register	TP2CCIC0	-	1	V		47H
FFFFF13CH	Interrupt control register	TP2CCIC1	4	V	1		47H
FFFFF13EH	Interrupt control register	TP3OVIC		\checkmark			47H

(3/10)

Address	Function Register Name	Symbol	R/W	Manin	ulatab	··Default-Value	
				1	8	16	
FFFFF140H	Interrupt control register	TP3CCIC0	R/W				47H
FFFFF142H	Interrupt control register	TP3CCIC1	-				47H
FFFFF144H	Interrupt control register	TP4OVIC					47H
FFFFF146H	Interrupt control register	TP4CCIC0					47H
FFFFF148H	Interrupt control register	TP4CCIC1					47H
FFFFF14AH	Interrupt control register	TP5OVIC					47H
FFFFF14CH	Interrupt control register	TP5CCIC0					47H
FFFFF14EH	Interrupt control register	TP5CCIC1					47H
FFFFF150H	Interrupt control register	TM0EQIC0					47H
FFFFF152H	Interrupt control register	CB0RIC/IICIC1					47H
FFFFF154H	Interrupt control register	CB0TIC					47H
FFFFF156H	Interrupt control register	CB1RIC	-				47H
FFFFF158H	Interrupt control register	CB1TIC	1	√	, √		47H
FFFFF15AH	Interrupt control register	CB2RIC	-	√	√		47H
FFFFF15CH	Interrupt control register	CB2TIC	-	√	√		47H
FFFFF15EH	Interrupt control register	CB3RIC	-	√	√		47H
FFFFF160H	Interrupt control register	CB3TIC					47H
FFFFF162H	Interrupt control register	UA0RIC/CB4RIC					47H
FFFFF164H	Interrupt control register	UA0TIC/CB4TIC					47H
FFFFF166H	Interrupt control register	UA1RIC/IICIC2	_		1		47H
FFFFF168H	Interrupt control register	UA1TIC	_		V		47H
FFFFF16AH	Interrupt control register	UA2RIC/IICIC0	_		1		47H
FFFFF16CH	Interrupt control register	UA2TIC	_		V		47H
FFFFF16EH	Interrupt control register	ADIC	_		V		47H
FFFFF170H	Interrupt control register	DMAICO	_		V		47H
FFFFF172H	Interrupt control register	DMAIC1	_	√	, √		47H
FFFFF174H	Interrupt control register	DMAIC2		√	√		47H
FFFFF176H	Interrupt control register	DMAIC3	_	√	√		47H
FFFFF178H	Interrupt control register	KRIC	_	ا	, √		47H
FFFFF17AH	Interrupt control register	WTIIC		V	√		47H
FFFFF17CH	Interrupt control register	WTIC		V	√		47H
FFFFF1FAH	In-service priority register	ISPR	R	V	√		00H
FFFFF1FCH	Command register	PRCMD	W	,	√		Undefined
FFFFF1FEH	Power save control register	PSC	R/W		√		00H
FFFFF200H	A/D converter mode register 0	ADA0M0	10,00	V	√		00H
FFFFF201H	A/D converter mode register 1	ADA0M1		V	√		00H
FFFFF202H	A/D converter channel specification register	ADA0M	-	V	V		00H
FFFFF202H	A/D converter mode register 2	ADA03	-	V	v √		00H
FFFFF204H	Power-fail compare mode register	ADA0M2	-	v √	v √		00H
FFFFF204H	Power-fail compare threshold value register	ADAOPFM	-	v √	v √		00H
FFFFF210H	A/D conversion result register 0	ADA0PP1 ADA0CR0	R	v	v		Undefined
FFFFF210H	°	ADAOCRO				v	Undefined
FFFFF211H	A/D conversion result register 0H	ADA0CR0H ADA0CR1	-		v		Undefined
	A/D conversion result register 1	ADAUCHI	_			v	Undenned

(4/10)

							(4/10) (4/10) (4/10)
Address	Function Register Name	Symbol	R/W	Manip	1	le Bits	Default Value alaSheet4U.
			_	1	8	16	
FFFFF214H	A/D conversion result register 2	ADA0CR2	R			V	Undefined
FFFFF215H	A/D conversion result register 2H	ADA0CR2H	_				Undefined
FFFFF216H	A/D conversion result register 3	ADA0CR3	_				Undefined
FFFFF217H	A/D conversion result register 3H	ADA0CR3H			\checkmark		Undefined
FFFF218H	A/D conversion result register 4	ADA0CR4					Undefined
FFFFF219H	A/D conversion result register 4H	ADA0CR4H			\checkmark		Undefined
FFFF21AH	A/D conversion result register 5	ADA0CR5					Undefined
FFFFF21BH	A/D conversion result register 5H	ADA0CR5H			\checkmark		Undefined
FFFFF21CH	A/D conversion result register 6	ADA0CR6					Undefined
FFFFF21DH	A/D conversion result register 6H	ADA0CR6H					Undefined
FFFFF21EH	A/D conversion result register 7	ADA0CR7					Undefined
FFFFF21FH	A/D conversion result register 7H	ADA0CR7H					Undefined
FFFFF220H	A/D conversion result register 8	ADA0CR8			l		Undefined
FFFFF221H	A/D conversion result register 8H	ADA0CR8H	1				Undefined
FFFFF222H	A/D conversion result register 9	ADA0CR9					Undefined
FFFFF223H	A/D conversion result register 9H	ADA0CR9H	-				Undefined
FFFFF224H	A/D conversion result register 10	ADA0CR10	-				Undefined
FFFFF225H	A/D conversion result register 10H	ADA0CR10H	_				Undefined
FFFFF226H	A/D conversion result register 11	ADA0CR11	-		,		Undefined
FFFFF227H	A/D conversion result register 11H	ADA0CR11H	-				Undefined
FFFFF280H	D/A conversion value setting register 0	DAOCSO	R/W		v √		00H
FFFFF281H	D/A conversion value setting register 0	DA0CS1			v √		00H
FFFFF282H		DAOCST	_		√ √		00H
-	D/A converter mode register	KRM	_	v √	v √	-	00H
FFFFF300H	Key return mode register		_	N √	N √		
FFFFF308H	Selector operation control register 0	SELCNT0	_	N			00H
FFFFF318H	Noise elimination control register	NFC	_	1	V		00H
FFFFF320H	Prescaler mode register 1	PRSM1	_	\checkmark			00H
FFFFF321H	Prescaler compare register 1	PRSCM1	_	1	V		00H
FFFFF324H	Prescaler mode register 2	PRSM2	_		V		00H
FFFFF325H	Prescaler compare register 2	PRSCM2	_		V	ļ	00H
FFFFF328H	Prescaler mode register 3	PRSM3	_		√	ļ	00H
FFFFF329H	Prescaler compare register 3	PRSCM3	_		V	<u> </u>	00H
FFFFF340H	IIC division clock select register	OCKS0	_				00H
FFFFF344H	IIC division clock select register	OCKS1			\checkmark	ļ	00H
FFFFF400H	Port 0 register	P0		\checkmark	\checkmark	ļ	00H ^{Note}
FFFFF402H	Port 1 register	P1		\checkmark	\checkmark	<u> </u>	00H ^{Note}
FFFFF406H	Port 3 register	P3				\checkmark	0000H ^{Note}
FFFFF406H	Port 3 register L	P3L		\checkmark	\checkmark		00H ^{Note}
FFFFF407H	Port 3 register H	P3H		\checkmark	\checkmark		00H ^{Note}
FFFFF408H	Port 4 register	P4		\checkmark	\checkmark		00H ^{Note}
FFFFF40AH	Port 5 register	P5	1	\checkmark		ſ	00H ^{Note}
FFFFF40EH	Port 7 register L	P7L	7	\checkmark			00H ^{Note}
FFFFF40FH	Port 7 register H	P7H	1				00H ^{Note}

Note The output latch is 00H or 0000H. When these registers are input, the pin statuses are read.

(5/10)

Address	Function Register Name	Symbol	R/W	Manipulatable Bits			Default Value	
				1	8	16		
FFFFF412H	Port 9 register	P9	R/W				0000H ^{Note}	
FFFFF412H	Port 9 register L	P9L		\checkmark	\checkmark		00H ^{Note}	
FFFFF413H	Port 9 register H	P9H		\checkmark	\checkmark		00H ^{Note}	
FFFFF420H	Port 0 mode register	PM0		\checkmark	\checkmark		FFH	
FFFFF422H	Port 1 mode register	PM1		\checkmark	\checkmark		FFH	
FFFFF426H	Port 3 mode register	PM3				\checkmark	FFFFH	
FFFFF426H	Port 3 mode register L	PM3L		\checkmark			FFH	
FFFFF427H	Port 3 mode register H	РМЗН		\checkmark			FFH	
FFFFF428H	Port 4 mode register	PM4		\checkmark	\checkmark		FFH	
FFFFF42AH	Port 5 mode register	PM5		\checkmark	\checkmark		FFH	
FFFFF42EH	Port 7 mode register L	PM7L		\checkmark			FFH	
FFFFF42FH	Port 7 mode register H	PM7H		\checkmark	\checkmark		FFH	
FFFFF432H	Port 9 mode register	PM9				\checkmark	FFFFH	
FFFFF432H	Port 9 mode register L	PM9L		\checkmark	\checkmark		FFH	
FFFFF433H	Port 9 mode register H	РМ9Н		\checkmark	\checkmark		FFH	
FFFFF440H	Port 0 mode control register	PMC0		\checkmark	\checkmark		00H	
FFFFF446H	Port 3 mode control register	PMC3				\checkmark	0000H	
FFFFF446H	Port 3 mode control register L	PMC3L		\checkmark	\checkmark		00H	
FFFFF447H	Port 3 mode control register H	РМСЗН		\checkmark	\checkmark		00H	
FFFFF448H	Port 4 mode control register	PMC4		\checkmark	\checkmark		00H	
FFFFF44AH	Port 5 mode control register	PMC5		\checkmark	\checkmark		00H	
FFFFF452H	Port 9 mode control register	PMC9				\checkmark	0000H	
FFFFF452H	Port 9 mode control register L	PMC9L		\checkmark	\checkmark		00H	
FFFFF453H	Port 9 mode control register H	PMC9H		\checkmark	\checkmark		00H	
FFFFF460H	Port 0 function control register	PFC0		\checkmark	\checkmark		00H	
FFFFF466H	Port 3 function control register	PFC3				\checkmark	0000H	
FFFFF466H	Port 3 function control register L	PFC3L		\checkmark	\checkmark		00H	
FFFFF467H	Port 3 function control register H	PFC3H		\checkmark	\checkmark		00H	
FFFFF468H	Port 4 function control register	PFC4		\checkmark	\checkmark		00H	
FFFFF46AH	Port 5 function control register	PFC5		\checkmark	\checkmark		00H	
FFFFF472H	Port 9 function control register	PFC9				\checkmark	0000H	
FFFFF472H	Port 9 function control register L	PFC9L		\checkmark	\checkmark		00H	
FFFFF473H	Port 9 function control register H	PFC9H		\checkmark	\checkmark		00H	
FFFFF484H	Data wait control register 0	DWC0				\checkmark	7777H	
FFFFF488H	Address wait control register	AWC				\checkmark	FFFFH	
FFFFF48AH	Bus cycle control register	BCC				\checkmark	AAAAH	
FFFFF540H	TMQ0 control register 0	TQ0CTL0		\checkmark	\checkmark		00H	
FFFFF541H	TMQ0 control register 1	TQ0CTL1		\checkmark	\checkmark		00H	
FFFFF542H	TMQ0 I/O control register 0	TQ0IOC0		\checkmark	\checkmark		00H	
FFFF543H	TMQ0 I/O control register 1	TQ0IOC1		\checkmark	\checkmark		00H	
FFFFF544H	TMQ0 I/O control register 2	TQ0IOC2		\checkmark			00H	

Note The output latch is 00H or 0000H. When these registers are input, the pin statuses are read.

(6/10)

		1	T	1			(6/10)	
Address	Function Register Name	Symbol	R/W	Manip	Manipulatable Bits		Default Value a Shee	et4U.
				1	8	16		
FFFFF545H	TMQ0 option register 0	TQ0OPT0	R/W	\checkmark	\checkmark		00H	
FFFFF546H	TMQ0 capture/compare register 0	TQ0CCR0				\checkmark	0000H	
FFFFF548H	TMQ0 capture/compare register 1	TQ0CCR1				\checkmark	0000H	
FFFFF54AH	TMQ0 capture/compare register 2	TQ0CCR2				\checkmark	0000H	
FFFFF54CH	TMQ0 capture/compare register 3	TQ0CCR3				\checkmark	0000H	
FFFFF54EH	TMQ0 counter read buffer register	TQ0CNT	R			\checkmark	0000H	
FFFF590H	TMP0 control register 0	TP0CTL0	R/W	\checkmark	\checkmark		00H	
FFFFF591H	TMP0 control register 1	TP0CTL1		\checkmark	\checkmark		00H	
FFFFF592H	TMP0 I/O control register 0	TP0IOC0		\checkmark	\checkmark		00H	
FFFF593H	TMP0 I/O control register 1	TP0IOC1		\checkmark	\checkmark		00H	
FFFFF594H	TMP0 I/O control register 2	TP0IOC2		\checkmark	\checkmark		00H	
FFFFF595H	TMP0 option register 0	TP0OPT0		\checkmark	\checkmark		00H	
FFFFF596H	TMP0 capture/compare register 0	TP0CCR0				\checkmark	0000H	
FFFF598H	TMP0 capture/compare register 1	TP0CCR1]			\checkmark	0000H	
FFFF59AH	TMP0 counter read buffer register	TP0CNT	R			\checkmark	0000H	
FFFF5A0H	TMP1 control register 0	TP1CTL0	R/W	\checkmark	\checkmark		00H	
FFFF5A1H	TMP1 control register 1	TP1CTL1		\checkmark	\checkmark		00H	
FFFF5A2H	TMP1 I/O control register 0	TP1IOC0			\checkmark		00H	
FFFF5A3H	TMP1 I/O control register 1	TP1IOC1					00H	
FFFFF5A4H	TMP1 I/O control register 2	TP1IOC2			\checkmark		00H	
FFFFF5A5H	TMP1 option register 0	TP1OPT0			\checkmark		00H	
FFFF5A6H	TMP1 capture/compare register 0	TP1CCR0					0000H	
FFFFF5A8H	TMP1 capture/compare register 1	TP1CCR1					0000H	
FFFF5AAH	TMP1 counter read buffer register	TP1CNT	R				0000H	
FFFF5B0H	TMP2 control register 0	TP2CTL0	R/W				00H	
FFFFF5B1H	TMP2 control register 1	TP2CTL1			\checkmark		00H	
FFFF5B2H	TMP2 I/O control register 0	TP2IOC0			\checkmark		00H	
FFFF5B3H	TMP2 I/O control register 1	TP2IOC1			\checkmark		00H	
FFFF5B4H	TMP2 I/O control register 2	TP2IOC2	1	\checkmark	\checkmark		00H	
FFFF5B5H	TMP2 option register 0	TP2OPT0	1	\checkmark	\checkmark		00H	
FFFF5B6H	TMP2 capture/compare register 0	TP2CCR0	1			\checkmark	0000H	
FFFF5B8H	TMP2 capture/compare register 1	TP2CCR1	1			\checkmark	0000H	
FFFF5BAH	TMP2 counter read buffer register	TP2CNT	R			\checkmark	0000H	
FFFF5C0H	TMP3 control register 0	TP3CTL0	R/W		\checkmark		00H	
FFFF5C1H	TMP3 control register 1	TP3CTL1	1	\checkmark	\checkmark		00H	
FFFF5C2H	TMP3 I/O control register 0	TP3IOC0	1	\checkmark	\checkmark		00H	
FFFF5C3H	TMP3 I/O control register 1	TP3IOC1	1		\checkmark		00H	
FFFFF5C4H	TMP3 I/O control register 2	TP3IOC2	1			1	00H	
FFFF5C5H	TMP3 option register 0	TP3OPT0	1				00H	
FFFF5C6H	TMP3 capture/compare register 0	TP3CCR0	1				0000H	
FFFF5C8H	TMP3 capture/compare register 1	TP3CCR1	1			V	0000H	
FFFFF5CAH	TMP3 counter read buffer register	TP3CNT	R			√	0000H	
FFFF5D0H	TMP4 control register 0	TP4CTL0	R/W				00H	
FFFFF5D1H	TMP4 control register 1	TP4CTL1	1	√	V		00H	

Addross	Function Begister Name	Cumbal		Manin	vuloto -	(7/10 Default Value	
Address	Function Register Name	Symbol	R/W			1	Delault Value
		TRUCCO	DAA	1	8	16	0011
FFFFF5D2H	TMP4 I/O control register 0	TP4IOC0	R/W	√	√		00H
FFFFF5D3H	TMP4 I/O control register 1	TP4IOC1	-	V	V		00H
FFFFF5D4H	TMP4 I/O control register 2	TP4IOC2	-	V			00H
FFFFF5D5H	TMP4 option register 0 TMP4 capture/compare register 0	TP4OPT0 TP4CCR0		V	N	V	00H 0000H
FFFFF5D6H			-			N √	0000H
FFFFF5D8H	TMP4 capture/compare register 1 TMP4 counter read buffer register	TP4CCR1 TP4CNT	R			√ √	0000H
FFFFF5E0H	TMP5 control register 0	TP5CTL0	n R/W	V		V	0000H
FFFFF5E1H	TMP5 control register 0	TP5CTL1		V	v √		00H
		TP5IOC0		 √	√ √		00H
FFFFF5E2H	TMP5 I/O control register 0		-				
FFFFF5E3H	TMP5 I/O control register 1	TP5IOC1	-	√	√		00H
FFFFF5E4H	TMP5 I/O control register 2	TP5IOC2	-	V	V		00H
FFFFF5E5H	TMP5 option register 0	TP5OPT0	-	V	V	,	00H
FFFFF5E6H	TMP5 capture/compare register 0	TP5CCR0	-			V	0000H
FFFFF5E8H	TMP5 capture/compare register 1	TP5CCR1					0000H
FFFF5EAH	TMP5 counter read buffer register	TP5CNT	R			\checkmark	0000H
FFFFF680H	Watch timer operation mode register	WTM	R/W	√	√		00H
FFFFF690H	TMM0 control register 0	TM0CTL0	_	\checkmark	V		00H
FFFFF694H	TMM0 compare register 0	TM0CMP0	_			\checkmark	0000H
FFFFF6C0H	Oscillation stabilization time select register	OSTS	_		\checkmark		06H
FFFFF6C1H	PLL lockup time specification register	PLLS	_		\checkmark		03H
FFFF6D0H	Watchdog timer mode register 2	WDTM2			\checkmark		67H
FFFF6D1H	Watchdog timer enable register	WDTE			\checkmark		9AH
FFFF6E0H	Real-time output buffer register 0L	RTBL0		\checkmark	\checkmark		00H
FFFF6E2H	Real-time output buffer register 0H	RTBH0		\checkmark	\checkmark		00H
FFFFF6E4H	Real-time output port mode register 0	RTPM0		\checkmark	\checkmark		00H
FFFFF6E5H	Real-time output port control register 0	RTPC0		\checkmark	\checkmark		00H
FFFFF706H	Port 3 function control expansion register L	PFCE3L		\checkmark	\checkmark		00H
FFFFF70AH	Port 5 function control expansion register	PFCE5		\checkmark	\checkmark		00H
FFFFF712H	Port 9 function control expansion register	PFCE9				\checkmark	0000H
FFFFF712H	Port 9 function control expansion register L	PFCE9L		\checkmark			00H
FFFFF713H	Port 9 function control expansion register H	PFCE9H]	\checkmark	\checkmark		00H
FFFFF802H	System status register	SYS]	\checkmark	\checkmark		00H
FFFFF80CH	Internal oscillation mode register	RCM	1	\checkmark	\checkmark		00H
FFFFF810H	DMA trigger factor register 0	DTFR0		\checkmark	\checkmark		00H
FFFFF812H	DMA trigger factor register 1	DTFR1	1	\checkmark	\checkmark		00H
FFFFF814H	DMA trigger factor register 2	DTFR2	1	\checkmark			00H
FFFFF816H	DMA trigger factor register 3	DTFR3	1	\checkmark			00H
FFFFF820H	Power save mode register	PSMR		√	√		00H
FFFFF822H	Clock control register	СКС	1			l	0AH
FFFFF824H	Lock register	LOCKR	R	√	√	l	00H
FFFFF828H	Processor clock control register	PCC	R/W	√	√		03H
FFFFF82CH	PLL control register	PLLCTL	1	V	√	t	01H

(8/10)

م المالي	Function Devictor M	O state 1		M			(8/10) Default Value
Address	Function Register Name	Symbol	R/W	Manip			Default Value
		001.0	_	1 √	8 √	16	0011
FFFFF82EH	CPU operation clock status register	CCLS	R	N V	N V		00H
FFFFF870H	Clock monitor mode register	CLM	R/W	N √			00H
FFFFF888H	Reset source flag register	RESF	_		1		00H
FFFFF890H	Low-voltage detection register	LVIM	_	\checkmark	1	-	00H
FFFFF891H	Low-voltage detection level select register	LVIS	_		√		00H
FFFFF892H	Internal RAM data status register	RAMS	_	V	√		01H
FFFFF8B0H	Prescaler mode register 0	PRSM0	_				00H
FFFFF8B1H	Prescaler compare register 0	PRSCM0	_		\checkmark		00H
FFFFF9FCH	On-chip debug mode register	OCDM	_	\checkmark	\checkmark		01H
FFFF9FEH	Peripheral emulation register 1	PEMU1 ^{Note}		\checkmark	\checkmark		00H
FFFFFA00H	UARTA0 control register 0	UA0CTL0		\checkmark	\checkmark		10H
FFFFFA01H	UARTA0 control register 1	UA0CTL1			\checkmark		00H
FFFFFA02H	UARTA0 control register 2	UA0CTL2			\checkmark		FFH
FFFFFA03H	UARTA0 option control register 0	UA0OPT0		\checkmark			14H
FFFFFA04H	UARTA0 status register	UA0STR		\checkmark	\checkmark		00H
FFFFFA06H	UARTA0 receive data register	UA0RX	R		\checkmark		FFH
FFFFFA07H	UARTA0 transmit data register	UA0TX	R/W		\checkmark		FFH
FFFFFA10H	UARTA1 control register 0	UA1CTL0		\checkmark			10H
FFFFFA11H	UARTA1 control register 1	UA1CTL1					00H
FFFFFA12H	UARTA1 control register 2	UA1CTL2					FFH
FFFFFA13H	UARTA1 option control register 0	UA1OPT0		\checkmark			14H
FFFFFA14H	UARTA1 status register	UA1STR		\checkmark			00H
FFFFFA16H	UARTA1 receive data register	UA1RX	R				FFH
FFFFFA17H	UARTA1 transmit data register	UA1TX	R/W		\checkmark		FFH
FFFFFA20H	UARTA2 control register 0	UA2CTL0	-	\checkmark	\checkmark		10H
FFFFFA21H	UARTA2 control register 1	UA2CTL1	-		\checkmark		00H
FFFFFA22H	UARTA2 control register 2	UA2CTL2	1			<u> </u>	FFH
FFFFFA23H	UARTA2 option control register 0	UA2OPT0	1	\checkmark			14H
FFFFFA24H	UARTA2 status register	UA2STR	1				00H
FFFFFA26H	UARTA2 receive data register	UA2RX	R				FFH
FFFFFA27H	UARTA2 transmit data register	UA2TX	R/W				FFH
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	1				00H
FFFFFC06H	External interrupt falling edge specification register 3	INTF3	1				00H
FFFFFC13H	External interrupt falling edge specification register 9H		1				00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	1				00H
FFFFFC26H	External interrupt rising edge specification register 3	INTR3	1	√	√		00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	1	√	√		00H
FFFFFC60H	Port 0 function register	PF0	-		√		00H
FFFFFC66H	Port 3 function register	PF3	1	, 	•		0000H
FFFFC66H	Port 3 function register L	PF3L	-			•	000011 00H
FFFFFC67H	Port 3 function register L	PF3L PF3H	-	v √	v √		00H
FFFFC68H	Port 4 function register	PF4	-	v √	 √		00H
		1 1 4		v	٧		0011

Note Only during emulation

Address	Function Register Name	Symbol	R/W	Manip	oulatab	le Bits	[•] Default Value
				1	8	16	
FFFFC6AH	Port 5 function register	PF5	R/W	\checkmark	\checkmark		00H
FFFFC72H	Port 9 function register	PF9				\checkmark	0000H
FFFFFC72H	Port 9 function register L	PF9L		\checkmark	\checkmark		00H
FFFFFC73H	Port 9 function register H	PF9H		\checkmark	\checkmark		00H
FFFFD00H	CSIB0 control register 0	CB0CTL0		\checkmark	\checkmark		01H
FFFFD01H	CSIB0 control register 1	CB0CTL1		\checkmark	\checkmark		00H
FFFFD02H	CSIB0 control register 2	CB0CTL2			\checkmark		00H
FFFFD03H	CSIB0 status register	CB0STR		\checkmark	\checkmark		00H
FFFFD04H	CSIB0 receive data register	CB0RX	R			\checkmark	0000H
FFFFD04H	CSIB0 receive data register L	CB0RXL			\checkmark		00H
FFFFD06H	CSIB0 transmit data register	CB0TX	R/W			\checkmark	0000H
FFFFD06H	CSIB0 transmit data register L	CB0TXL			\checkmark		00H
FFFFD10H	CSIB1 control register 0	CB1CTL0		\checkmark	\checkmark		01H
FFFFD11H	CSIB1 control register 1	CB1CTL1		\checkmark	\checkmark		00H
FFFFD12H	CSIB1 control register 2	CB1CTL2			\checkmark		00H
FFFFD13H	CSIB1 status register	CB1STR		\checkmark	\checkmark		00H
FFFFD14H	CSIB1 receive data register	CB1RX	R			\checkmark	0000H
FFFFFD14H	CSIB1 receive data register L	CB1RXL			\checkmark		00H
FFFFD16H	CSIB1 transmit data register	CB1TX	R/W			\checkmark	0000H
FFFFFD16H	CSIB1 transmit data register L	CB1TXL			\checkmark		00H
FFFFD20H	CSIB2 control register 0	CB2CTL0		\checkmark	\checkmark		01H
FFFFD21H	CSIB2 control register 1	CB2CTL1		\checkmark	\checkmark		00H
FFFFD22H	CSIB2 control register 2	CB2CTL2			\checkmark		00H
FFFFD23H	CSIB2 status register	CB2STR		\checkmark	\checkmark		00H
FFFFD24H	CSIB2 receive data register	CB2RX	R			\checkmark	0000H
FFFFFD24H	CSIB2 receive data register L	CB2RXL			\checkmark		00H
FFFFD26H	CSIB2 transmit data register	CB2TX	R/W			\checkmark	0000H
FFFFFD26H	CSIB2 transmit data register L	CB2TXL					00H
FFFFD30H	CSIB3 control register 0	CB3CTL0		\checkmark	\checkmark		01H
FFFFD31H	CSIB3 control register 1	CB3CTL1		\checkmark	\checkmark		00H
FFFFD32H	CSIB3 control register 2	CB3CTL2			\checkmark		00H
FFFFD33H	CSIB3 status register	CB3STR		\checkmark	\checkmark		00H
FFFFD34H	CSIB3 receive data register	CB3RX	R			\checkmark	0000H
FFFFD34H	CSIB3 receive data register L	CB3RXL			\checkmark		00H
FFFFD36H	CSIB3 transmit data register	CB3TX	R/W			\checkmark	0000H
FFFFFD36H	CSIB3 transmit data register L	CB3TXL			\checkmark		00H
FFFFD40H	CSIB4 control register 0	CB4CTL0	1	\checkmark	\checkmark		01H
FFFFD41H	CSIB4 control register 1	CB4CTL1	1	\checkmark	\checkmark		00H
FFFFD42H	CSIB4 control register 2	CB4CTL2	1		\checkmark		00H
FFFFD43H	CSIB4 status register	CB4STR		\checkmark		1	00H
FFFFD44H	CSIB4 receive data register	CB4RX	R			\checkmark	0000H
FFFFD44H	CSIB4 receive data register L	CB4RXL	1				00H

Address	Function Register Name	Symbol	R/W	Manir	oulatab	le Bits	Default/ValuerioShee	t4U.com
		-,		1	8	16		
FFFFFD46H	CSIB4 transmit data register	CB4TX	R/W			\checkmark	0000H	
FFFFFD46H	CSIB4 transmit data register L	CB4TXL			\checkmark		00H	
FFFFFD80H	IIC shift register 0	IIC0			\checkmark		00H	
FFFFFD82H	IIC control register 0	IICC0		\checkmark	\checkmark		00H	
FFFFFD83H	Slave address register 0	SVA0			\checkmark		00H	
FFFFFD84H	IIC clock select register 0	IICCL0		\checkmark	\checkmark		00H	
FFFFFD85H	IIC function expansion register 0	IICX0		\checkmark	\checkmark		00H	
FFFFFD86H	IIC status register 0	IICS0	R	\checkmark	\checkmark		00H	
FFFFFD8AH	IIC flag register 0	IICF0	R/W	\checkmark	\checkmark		00H	
FFFFFD90H	IIC shift register 1	IIC1			\checkmark		00H	
FFFFFD92H	IIC control register 1	IICC1		\checkmark	\checkmark		00H	
FFFFFD93H	Slave address register 1	SVA1			\checkmark		00H	
FFFFFD94H	IIC clock select register 1	IICCL1		\checkmark	\checkmark		00H	
FFFFFD95H	IIC function expansion register 1	IICX1		\checkmark	\checkmark		00H	
FFFFFD96H	IIC status register 1	IICS1	R	\checkmark	\checkmark		00H	
FFFFFD9AH	IIC flag register 1	IICF1	R/W	\checkmark	\checkmark		00H	
FFFFFDA0H	IIC shift register 2	IIC2			\checkmark		00H	
FFFFFDA2H	IIC control register 2	IICC2		\checkmark	\checkmark		00H	
FFFFDA3H	Slave address register 2	SVA2			\checkmark		00H	
FFFFFDA4H	IIC clock select register 2	IICCL2		\checkmark	\checkmark		00H	
FFFFDA5H	IIC function expansion register 2	IICX2		\checkmark	\checkmark		00H	
FFFFDA6H	IIC status register 2	IICS2	R	\checkmark	\checkmark		00H	
FFFFDAAH	IIC flag register 2	IICF2	R/W	\checkmark	\checkmark		00H	
FFFFDBEH	External bus interface mode control register	EXIMC		\checkmark	\checkmark		00H	

(10/10)

3.4.7 Special registers

Special registers are registers that are protected from being written with illegal data due to a program hang-up. The V850ES/JG2 has the following eight special registers.

- Power save control register (PSC)
- Clock control register (CKC)
- Processor clock control register (PCC)
- Clock monitor mode register (CLM)
- Reset source flag register (RESF)
- Low-voltage detection register (LVIM)
- Internal RAM data status register (RAMS)
- On-chip debug mode register (OCDM)

In addition, the PRCDM register is provided to protect against a write access to the special registers so that the application system does not inadvertently stop due to a program hang-up. A write access to the special registers is made in a specific sequence, and an illegal store operation is reported to the SYS register.

(1) Setting data to special registers

Set data to the special registers in the following sequence.

www.DataSheet4U.com

- <1> Disable DMA operation.
- <2> Prepare data to be set to the special register in a general-purpose register.
- <3> Write the data prepared in <2> to the PRCMD register.
- <4> Write the setting data to the special register (by using the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- (<5> to <9> Insert NOP instructions (5 instructions).)^{Note}
- <10> Enable DMA operation if necessary.

[Example] With PSC register (setting standby mode)

```
ST.B r11, PSMR [r0] ; Set PSMR register (setting IDLE1, IDLE2, and STOP modes).
<1>CLR1 0, DCHCn[r0]
                               ; Disable DMA operation. n = 0 to 3
<2>MOV0x02, r10
<3>ST.B r10, PRCMD[r0] ; Write PRCMD register.
                            ; Set PSC register.
<4>ST.B r10, PSC[r0]
< 5 > \text{NOP}^{Note}
                              ; Dummy instruction
< 6 > \text{NOP}^{Note}
                              ; Dummy instruction
< 7 > \text{NOP}^{Note}
                               ; Dummy instruction
< 8 > \text{NOP}^{Note}
                               ; Dummy instruction
<9>NOP<sup>Note</sup>
                               ; Dummy instruction
<10>SET1 0, DCHCn[r0] ; Enable DMA operation. n = 0 to 3
(next instruction)
```

There is no special sequence to read a special register.

- **Note** Five NOP instructions or more must be inserted immediately after setting the IDLE1 mode, IDLE2 mode, or STOP mode (by setting the PSC.STP bit to 1).
- Cautions 1. When a store instruction is executed to store data in the command register, interrupts are not acknowledged. This is because it is assumed that steps <3> and <4> above are performed by successive store instructions. If another instruction is placed between <3> and <4>, and if an interrupt is acknowledged by that instruction, the above sequence may not be established, causing malfunction.
 - 2. Although dummy data is written to the PRCMD register, use the same general-purpose register used to set the special register (<4> in Example) to write data to the PRCMD register (<3> in Example). The same applies when a general-purpose register is used for addressing.

(2) Command register (PRCMD)

The PRCMD register is an 8-bit register that protects the registers that may seriously affect the application system from being written, so that the system does not inadvertently stop due to a program hang-up. The first write access to a special register is valid after data has been written in advance to the PRCMD register. In this way, the value of the special register can be rewritten only in a specific sequence, so as to protect the register from an illegal write access.


The PRCMD register is write-only, in 8-bit units (undefined data is read when this register is read).

7 6 5 4 3 2 1 0 PRCMD REG7 REG6 REG5 REG4 REG3 REG2 REG1 REG0	After n	eset: Undefin	ed W	Addres	s: FFFFF1F	-CH			
PRCMD REG7 REG6 REG5 REG4 REG3 REG2 REG1 REG0		7	6	5	4	3	2	1	0
	PRCM	D REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0

(3) System status register (SYS)

Status flags that indicate the operation status of the overall system are allocated to this register. This register can be read or written in 8-bit or 1-bit units. www.DataSheet4U.com

Reset input clears this register to 00H.



The PRERR flag operates under the following conditions.

- (a) Set condition (PRERR flag = 1)
 - (i) When data is written to a special register without writing anything to the PRCMD register (when <4> is executed without executing <3> in **3.4.7 (1)** Setting data to special registers)
 - (ii) When data is written to an on-chip peripheral I/O register other than a special register (including execution of a bit manipulation instruction) after writing data to the PRCMD register (if <4> in 3.4.7 (1)
 Setting data to special registers is not the setting of a special register)
 - **Remark** Even if an on-chip peripheral I/O register is read (except by a bit manipulation instruction) between an operation to write the PRCMD register and an operation to write a special register, the PRERR flag is not set, and the set data can be written to the special register.

(b) Clear condition (PRERR flag = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When the system is reset
- Cautions 1. If 0 is written to the PRERR bit of the SYS register, which is not a special register, immediately after a write access to the PRCMD register, the PRERR bit is cleared to 0 (the write access takes precedence).
 - 2. If data is written to the PRCMD register, which is not a special register, immediately after a write access to the PRCMD register, the PRERR bit is set to 1.

3.4.8 Cautions

www.DataSheet4U.com

(1) Registers to be set first

Be sure to set the following registers first when using the V850ES/JG2.

- System wait control register (VSWC)
- On-chip debug mode register (OCDM)
- Watchdog timer mode register 2 (WDTM2)

After setting the VSWC, OCDM, and WDTM2 registers, set the other registers as necessary.

When using the external bus, set each pin to the alternate-function bus control pin mode by using the portrelated registers after setting the above registers.

(a) System wait control register (VSWC)

The VSWC register controls wait of bus access to the on-chip peripheral I/O registers.

Three clocks are required to access an on-chip peripheral I/O register (without a wait cycle). The V850ES/JG2 requires wait cycles according to the operating frequency. Set the following value to the VSWC register in accordance with the frequency used.

The VSWC register can be read or written in 8-bit units (address: FFFFF06EH, default value: 77H).

Operating Frequency (fclk)	Set Value of VSWC	Number of Waits
32 kHz ≤ fcιк < 16.6 MHz	00H	0 (no waits)
16.6 MHz \leq fclk \leq 20 MHz	01H	1

(b) On-chip debug mode register (OCDM)

For details, see CHAPTER 27 ON-CHIP DEBUG FUNCTION.

(c) Watchdog timer mode register 2 (WDTM2)

The WDTM2 register sets the overflow time and the operation clock of watchdog timer 2. Watchdog timer 2 automatically starts in the reset mode after reset is released. Write the WDTM2 register to activate this operation.

For details, see CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2.

(2) Accessing specific on-chip peripheral I/O registers

This product has two types of internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with low-speed peripheral hardware.

The clock of the CPU bus and the clock of the peripheral bus are asynchronous. If an access to the CPU and an access to the peripheral hardware conflict, therefore, unexpected illegal data may be transferred. If there is a possibility of a conflict, the number of cycles for accessing the CPU changes when the peripheral hardware is accessed, so that correct data is transferred. As a result, the CPU does not start processing of the next instruction but enters the wait status. If this wait status occurs, the number of clocks required to execute an instruction increases by the number of wait clocks shown below.

This must be taken into consideration if real-time processing is required.

When specific on-chip peripheral I/O registers are accessed, more wait states may be required in addition to the wait states set by the VSWC register.

The access conditions and how to calculate the number of wait states to be inserted (number of CPU clocks) at this time are shown below.

Peripheral Function	Register Name	Access	k
16-bit timer/event counter P (TMP)	TPnCNT	Read	1 or 2
(n = 0 to 5)	TPnCCR0, TPnCCR1	Write	1st access: No waitContinuous write: 3 or 4
		Read	1 or 2
16-bit timer/event counter Q (TMQ)	TQOCNT	Read	1 or 2
	TQ0CCR0 to TQ0CCR3	Write	1st access: No waitContinuous write: 3 or 4
		Read	1 or 2
Watchdog timer 2 (WDT2)	WDTM2	Write (when WDT2 operating)	3
Real-time output function (RTO)	RTBL0, RTBH0	Write (RTPC0.RTPOE0 bit = 0)	1
A/D converter	ADA0M0	Read	1 or 2
	ADA0CR0 to ADA0CR11	Read	1 or 2
	ADA0CR0H to ADA0CR11H	Read	1 or 2
I ² C00 to I ² C02	IICS0 to IICS2	Read	1

Number of clocks necessary for access = $3 + i + j + (2 + j) \times k$


- Caution Accessing the above registers is prohibited in the following statuses. If a wait cycle is generated, it can only be cleared by a reset.
 - When the CPU operates with the subclock and the main clock oscillation is stopped
 - When the CPU operates with the internal oscillation clock

Remark i: Values (0) of higher 4 bits of VSWC register

j: Values (0 or 1) of lower 4 bits of VSWC register

(3) System reserved area

In the V850ES/JG2, 0000007AH to 0000007FH is a system reserved area for function expansion, and therefore it is recommended that this area not be used.



(4) Restriction on conflict between sld instruction and interrupt request

(a) Description

www.DataSheet4U.com

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

<i> ld.w [r11], r10

•

If the decode operation of the mov instruction <ii> immediately before the sld instruction <ii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10

(b) Countermeasure

<1> When compiler (CA850) is used

Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

<2> For assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii>executed immediately before the sld instruction.

CHAPTER 4 PORT FUNCTIONS

www.DataSheet4U.com

4.1 Features

- O I/O ports: 84
 - 5 V tolerant/N-ch open-drain output selectable: 40 (ports 0, 3 to 5, 9)
- O Input/output specifiable in 1-bit units

4.2 Basic Port Configuration

The V850ES/JG2 features a total of 84 I/O ports consisting of ports 0, 1, 3 to 5, 7, 9, CM, CT, DH, and DL. The port configuration is shown below.




Figure 4-1. Port Configuration Diagram

 Table 4-1. I/O Buffer Power Supplies for Pins

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Ports CM, CT, DH (bits 0 to 3), DL
EVDD	RESET, ports 0, 3 to 5, 9, DH (bits 4, 5)

4.3 Port Configuration

www.DataSheet4U.com


Item	Configuration
Control register	Port n mode register (PMn: n = 0, 1, 3 to 5, 7, 9, CD, CM, CT, DH, DL)
	Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CT, DH, DL)
	Port n function control register (PFCn: $n = 0, 3$ to 5, 9)
	Port n function control expansion register (PFCEn: n = 3, 5, 9)
	Port n function register (PFn: $n = 0, 3$ to 5, 9)
Ports	I/O: 84

 Table 4-2.
 Port Configuration

(1) Port n register (Pn)

Data is input from or output to an external device by writing or reading the Pn register.

The Pn register consists of a port latch that holds output data, and a circuit that reads the status of pins. Each bit of the Pn register corresponds to one pin of port n, and can be read or written in 1-bit units.



Data is written to or read from the Pn register as follows, regardless of the setting of the PMCn register.

Table 4-3. Writing/Reading Pn Register

Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Output mode (PMnm = 0)	Data is written to the output latch ^{Note} . In the port mode (PMCn = 0), the contents of the output latch are output from the pins.	The value of the output latch is read.
Input mode (PMnm = 1)	Data is written to the output latch. The pin status is not affected ^{№00} .	The pin status is read.

Note The value written to the output latch is retained until a new value is written to the output latch.

(2) Port n mode register (PMn)

The PMn register specifies the input or output mode of the corresponding port pin.

www.DataSheet4U.com

Each bit of this register corresponds to one pin of port n, and the input or output mode can be specified in 1-bit units.

	After reset	FFH F	R/W							
	7	6	5	4	3	2	1	0		
PMn	PMn7	PMn6	PMn5	PMn4	PMn3	PMn2	PMn1	PMn0		
	PMnm		Control of input/output mode							
	0	Output mo	ode							
	1	Input mod	е							

(3) Port n mode control register (PMCn)


The PMCn register specifies the port mode or alternate function.

Each bit of this register corresponds to one pin of port n, and the mode of the port can be specified in 1-bit units.

A	fter reset:	eset: 00H R/W								
_	7	6	5	4	3	2	1	0		
PMCn	PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0		
-										
	PMCnm		Specification of operation mode							
	0	Port mode)							
	1	Alternate f	function mo	ode						

(4) Port n function control register (PFCn)


The PFCn register specifies the alternate function of a port pin to be used if the pin has two alternate functions. Each bit of this register corresponds to one pin of port n, and the alternate function of a port pin can be specified in 1-bit units.



(5) Port n function control expansion register (PFCEn)

The PFCEn register specifies the alternate function of a port pin to be used if the pin has three or more alternate functions.

Each bit of this register corresponds to one pin of port n, and the alternate function of a port pin can be specified in 1-bit units.




(6) Port n function register (PFn)

The PFn register specifies normal output or N-ch open-drain output.

www.DataSheet4U.com

Each bit of this register corresponds to one pin of port n, and the output mode of the port pin can be specified in 1-bit units.



(7) Port setting

Set a port as illustrated below.

registers are being set.

Port mode Output mode "0" PMn register Input mode "1" Alternate function (when two alternate functions are available) '0" "0" Alternate function 1 PFCn register PMCn register Alternate function 2 "1" Alternate function (when three or more alternate "1" functions are available) Alternate function 1 (a) (b) Alternate function 2 PFCn register PFCEnm PFCnm (c) **PFCEn** register Alternate function 3 (a) 0 0 (d) (b) 0 1 0 (c) 1 Alternate function 4 (d) 1 **Remark** Set the alternate functions in the following sequence. <1> Set the PFCn and PFCEn registers. <2> Set the PFCn register. <3> Set the INTRn or INTFn register (to specify an external interrupt pin). If the PMCn register is set first, an unintended function may be set while the PFCn and PFCEn



www.DataSheet4U.com

4.3.1 Port 0

Port 0 is a 5-bit port for which I/O settings can be controlled in 1-bit units. Port 0 includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P02	19	17	NMI	Input	Selectable as N-ch open-drain output	L-1
P03	20	18	INTP0/ADTRG	Input		N-1
P04	21	19	INTP1	Input		L-1
P05	22	20	INTP2/DRST ^{Note}	Input		AA-1
P06	23	21	INTP3	Input		L-1

Table 4-4. Port 0 Alternate-Fu	nction Pins
--------------------------------	-------------

 Note
 The DRST pin is used for on-chip debugging.

 If on-chip debugging is not used, fix the P05/INTP2/DRST pin to low level between when the reset signal of the RESET pin is released and when the OCDM.OCDM0 bit is cleared (0).

 For details, see 4.6.3 Cautions on on-chip debug pins.

Caution The P02 to P06 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port 0 register (P0)

After res	set: 00H (output latch)	R/W	Address	: FFFFF4(JUH		
	7	6	5	4	3	2	1	0
P0	0	P06	P05	P04	P03	P02	0	0
	P0n		Output	data contro	ol (in output	: mode) (n :	= 2 to 6)	
	P0n 0	Outputs 0	Output	data contro	ol (in output	: mode) (n :	= 2 to 6)	

(2) Port 0 mode register (PM0)

www.DataSheet4U.com

After res	et: FFH	R/W	Address: I	FFFF420H	4				
	7	6	5	4	3	2	1	0	
PM0	1	PM06	PM05	PM04	PM03	PM02	1	1	
	PM0n		I/O mode control (n = 2 to 6)						
	0	Output mo	ode						
		Input mod							

(3) Port 0 mode control register (PMC0)

	7	6	5	4	3	2	1	0
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	0	0
	PMC06		Spe	ecification o	of P06 pin c	peration m	ode	
	0	I/O port						
	1	INTP3 inp	ut					
	PMC05		Spe	ecification o	of P05 pin c	peration m	ode	
	0	I/O port						
	1	INTP2 inp	ut					
	PMC04		Spe	ecification o	of P04 pin c	peration m	ode	
	0	I/O port						
	1	INTP1 in	out					
	PMC03		Spe	ecification o	of P03 pin c	peration m	ode	
	0	I/O port						
	1	INTP0 inp	ut/ADTRG	input				
	PMC02		Spe	ecification o	of P02 pin c	peration m	ode	
	0	I/O port						
	1	NMI input						

(4) Port 0 function control register (PFC0)

www.DataSheet4U.com

After res	set: 00H	R/W	Address: F	FFFF460	Н			
	7	6	5	4	3	2	1	0
PFC0	0	0	0	0	PFC03	0	0	0
	PFC03		Specification of P03 pin alternate function					
	0	INTP0 inp	out					
	1	ADTRG ir	nput					

(5) Port 0 function register (PF0)

	7	6	5	4	3	2	1	0
PF0	0	PF06	PF05	PF04	PF03	PF02	0	0
	PF0n	Control of normal output or N-ch open-drain output (n = 2 to 6)						
	0	0 Normal output (CMOS output)						
	1	N-ch oper	n drain outp	out				

4.3.2 Port 1


Port 1 is a 2-bit port for which I/O settings can be controlled in 1-bit units. Port 1 includes the following alternate-function pins. www.DataSheet4U.com

	Table 4-5.	Port 1	Alternate-F	Function Pins
--	------------	--------	-------------	----------------------

Pin Name	Pin	No. Alternate-Function Pin Name		I/O	Remark	Block Type
	GF	GC				
P10	5	3	ANO0	Output	_	A-2
P11	6	4	ANO1	Output	_	A-2

Caution When the power is turned on, the P10 and P11 pins may output an undefined level temporarily even during reset.

(1) Port 1 register (P1)



(2) Port 1 mode register (PM1)

	7	6	5	4	3	2	1	0
PM1	1	1	1	1	1	1	PM11	PM10
	PM1n			I/O mod	le control (n = 0, 1)		
	0	Output me	ode					
	1	Input mod	le					

4.3.3 Port 3

Port 3 is a 10-bit port for which I/O settings can be controlled in 1-bit units. Port 3 includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P30	27	25	TXDA0/SOB4	Output	Selectable as N-ch open-drain output	G-3
P31	28	26	RXDA0/INTP7/SIB4	Input		N-3
P32	29	27	ASCKA0/SCKB4/TIP00/TOP00	I/O		U-1
P33	30	28	TIP01/TOP01	I/O		G-1
P34	31	29	TIP10/TOP10	I/O		G-1
P35	32	30	TIP11/TOP11	I/O		G-1
P36	33	31	-	Output		C-1
P37	34	32	-	Input		C-1
P38	37	35	TXDA2/SDA00	I/O		G-12
P39	38	36	RXDA2/SCL00	I/O		G-6

Table 4-6. Port 3 Alternate-Function Pins

Caution The P31 to P35, P38, and P39 pins have hysteresis characteristics in the input mode of the alternate-function pin, but do not have the hysteresis characteristics in the port mode.

(1) Port 3 register (P3)

Г

www.DataSheet4U.com

					P3L F		I, P3H FFF	FF407H
_	15	14	13	12	11	10	9	8
P3 (P3H)	0	0	0	0	0	0	P39	P38
	7	6	5	4	3	2	1	0
(P3L)	P37	P36	P35	P34	P33	P32	P31	P30
	P3n		Output	data contro	ol (in outpu	t mode) (n	= 0 to 9)	
	0	Outputs 0						
	1	Outputs 1						
	ever, who		ne higher	8 bits of t	he P3 reg	jister as t		egister and the

(2) Port 3 mode register (PM3)

After res	et: FFFFH	I R/W	Address	: PM3 FFI PM3L FI	=FF426H, =FFF426H	, PM3H FF	FFF427H		
	15	14	13	12	11	10	9	8	
РМЗ (РМЗН)	1	1	1	1	1	1	PM39	PM38	
	7	6	5	4	3	2	1	0	
(PM3L)	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	
	PM3n			I/O mode	e control (n	= 0 to 9)			
	0	Output mo	ode						
	1	Input mod	е						
lower : 2. To rea	/er, when 8 bits as t	using the he PM3L ts 8 to 15	e higher & register, F	3 bits of 1 PM3 can b	he PM3 e read or	register a written ir	1 8-bit or 1	I3H register -bit units. y them as b	

(3) Port 3 mode control register (PMC3)

www.DataSheet4U.com

	15	4.4	10				FFFFF447	
PMC3 (PMC3H)	15	14 0	13 0	12 0	11 0	10 0	9 PMC39	8 PMC38
		0	0	0	0	0	PINC39	PIVIC38
	7	6	5	4	3	2	1	0
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
	PMC39		Spe	ecification c	of P39 pin c	peration m	node	
	0	I/O port						
	1	RXDA2 ir	nput/SCL00) I/O				
	PMC38		Spe	ecification c	of P38 pin c	peration m	node	
	0	I/O port						
	1	TXDA2 o	utput/SDA0	00 I/O				
	PMC35		Spe	ecification of	of P35 pin o	peration m	node	
	0	I/O port						
	1	TIP11 inp	out/TOP11	output				
	PMC34		Spe	ecification of	of P34 pin o	operation m	node	
	0	I/O port						
	1	TIP10 inp	out/TOP10	output				
	PMC33		Spe	ecification o	of P33 pin o	operation m	node	
	0	I/O port						
	1	TIP01 inp	out/TOP01 o	output				
	PMC32		Spe	ecification o	of P32 pin o	operation m	node	
	0	I/O port						
	1	ASCKA0	input/SCKE	34 I/O/TIP0	0 input/TO	P00 output	t	
	PMC31		Spe	ecification o	of P31 pin o	peration m	node	
	0	I/O port						
	1	RXDA0 ir	nput/SIB4 ir	nput/INTP7	input			
	PMC30		Spe	ecification o	of P30 pin o	operation m	node	
	0	I/O port						

Caution Be sure to clear bits 15 to 10, 7, and 6 to "0".

Remarks 1. The PMC3 register can be read or written in 16-bit units.

- However, when using the higher 8 bits of the PMC3 register as the PMC3H register and the lower 8 bits as the PMC3L register, PMC3 can be read or written in 8-bit or 1-bit units.
- **2.** To read/write bits 8 to 15 of the PMC3 register in 8-bit or 1-bit units, specify them as bits 0 to 7 of the PMC3H register.

(4) Port 3 function control register (PFC3)

www.DataSheet4U.com

٦

	set: 0000H	R/W	/ 1001000	PFC3 FF PFC3L F	,	, PFC3L F	FFFF467H		
	15	14	13	12	11	10	9	8	
PFC3 (PFC3H)	0	0	0	0	0	0	PFC39	PFC38	
	7	6	5	4	3	2	1	0	
(PFC3L)	0	0	PFC35	PFC34	PFC33	PFC32	PFC31	PFC30	
Remarks 1. For de specif	etails of a ications .	lternate 1	function s	pecificatio	on, see 4	l.3.3 (6)	Port 3	alternate	funct
specif 2. The Pl Howev	ications. FC3 regist er, when 3 bits as th	er can be using the ne PFC3L	read or w higher 8 register, f	ritten in 1 bits of the PFC3 can	6-bit units e PFC3 re be read c	egister as	the PFC: in 8-bit an	3H registe d 1-bit uni	er and ts.

(5) Port 3 function control expansion register L (PFCE3L)

After res	set: 00H	R/W	Address: I	FFFF706H					
	7	6	5	4	3	2	1	0	
PFCE3L	0	0	0	0	0	PFCE32	0	0	
Remark For de specifie	tails of a	alternate	function	specificati	on, see	4.3.3 (6)	Port	3 alterna	te function

(6) Port 3 alternate function specifications

www.DataSheet4U.com

PFC39	Specification of P39 pin alternate function
0	RXDA2 input
1	SCL00 input

PFC38	Specification of P38 pin alternate function
0	TXDA2 output
1	SDA00 I/O

PFC35	Specification of P35 pin alternate function
0	TIP11 input
1	TOP11 output

PFC34	Specification of P34 pin alternate function
0	TIP10 input
1	TOP10 output

PFC33	Specification of P33 pin alternate function
0	TIP01 input
1	TOP01 output

PFCE32	PFC32	Specification of P32 pin alternate function
0	0	ASCKA0 input
0	1	SCKB4 I/O
1	0	TIP00 input
1	1	TOP00 output

PFC31	Specification of P31 pin alternate function
0	RXDA0 input/INTP7 ^{Note} input
1	SIB4 input

PFC30	Specification of P30 pin alternate function
0	TXDA0 output
1	SOB4 output

Note The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the RXDA0 pin, disable edge detection for the INTP7 alternate-function pin. (Clear the INTF3.INTF31 bit and the INTR3.INTR31 bit to 0.) When using the pin as the INTP7 pin, stop UARTA0 reception. (Clear the UA0CTL0.UA0RXE bit to 0.)

(7) Port 3 function register (PF3)

	set: 0000H	I R/W	Address	PF3 FFF	FFC66H, FFFC66H,	PF3H FFF	FFC67H	
	15	14	13	12	11	10	9	8
PF3 (PF3H)	0	0	0	0	0	0	PF39	PF38
	7	6	5	4	3	2	1	0
(PF3L)	PF37	PF36	PF35	PF34	PF33	PF32	PF31	PF30
	PF3n	Cor	trol of norr	nal output o	or N-ch ope	en-drain ou	tput (n = 0	to 9)
	0	Normal ou	itput (CMO	S output)				
	1	N-ch oper	n-drain outp	out				
·····	n output j	oin is pull	ed up at	EVDD or h	igher, be	sure to s	et the PF	3n bit to 1.
Remarks 1. The How	ever, whe		e higher 8	bits of the	e PF3 reg	ister as th		egister and the l ts.

www.DataSheet4U.com

4.3.4 Port 4

www.DataSheet4U.com

Port 4 is a 3-bit port that controls I/O in 1-bit units. Port 4 includes the following alternate-function pins.

Table 4-7. Port 4 Alternate-Function Pins	Table 4-7.	Port 4 Alternate-Function Pins
---	------------	--------------------------------

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P40	24	22	SIB0/SDA01	I/O	Selectable as N-ch open-drain output	G-6
P41	25	23	SOB0/SCL01	I/O		G-12
P42	26	24	SCKB0	I/O		E-3

Caution The P40 to P42 pins have hysteresis characteristics in the input mode of the alternate-function pin, but do not have the hysteresis characteristics in the port mode.

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port 4 register (P4)

After res	After reset: 00H (output latch)		R/W	Address	: FFFFF4(08H				
	7	6	5	4	3	2	1	0		
P4	0	0	0	0	0	P42	P41	P40		
	P4n		Output	data contro	data control (in output mode) (n = 0 to 2)					
	0	Outputs 0								
	1	Outputs 1								
		1 Outputs 1								


(2) Port 4 mode register (PM4)

After re	After reset: FFH		Address:	FFFFF428H						
	7	6	5	4	3	2	1	0		
PM4	1	1	1	1	1	PM42	PM41	PM40		
	PM4n		I/O mode control (n = 0 to 2)							
	0	Output n	Dutput mode							
	1	Input mo	nput mode							


(3) Port 4 mode control register (PMC4)

After res	set: 00H	R/W	Address:	FFFFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	PMC42		Sp	pecification o	f P42 pin	operation m	node	
	0	I/O port						
	1	SCKB0 I/	0					
	PMC41		Sp	pecification o	f P41 pin	operation m	node	
	0	I/O port						
	1	SOB0 ou	tput/SCL0	1 I/O				
	PMC40		Sp	pecification o	f P40 pin	operation m	node	
	0	I/O port						
	1	SIB0 inpu	it/SDA01 I	/O				

(4) Port 4 function control register (PFC4)



(5) Port 4 function register (PF4)



www.DataSheet4U.com

4.3.5 Port 5

www.DataSheet4U.com

Port 5 is a 6-bit port that controls I/O in 1-bit units. Port 5 includes the following alternate-function pins.

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P50	39	37	TIQ01/KR0/TOQ01/RTP00	I/O	Selectable as N-ch open-drain output	U-5
P51	40	38	TIQ02/KR1/TOQ02/RTP01	I/O		U-5
P52	41	39	TIQ03/KR2/TOQ03/RTP02/DDI ^{Note}	I/O		U-6
P53	42	40	SIB2/KR3/TIQ00/TOQ00/RTP03/DDO ^{Note}	I/O		U-7
P54	43	41	SOB2/KR4/RTP04/DCK ^{Note}	I/O		U-8
P55	44	42	SCKB2/KR5/RTP05/DMS ^{№te}	I/O		U-9

Note The DDI, DDO, DCK, and DMS pins are used for on-chip debugging. If on-chip debugging is not used, fix the P05/INTP2/DRST pin to low level between when the reset signal of the RESET pin is released and when the OCDM.OCDM0 bit is cleared (0). For details, see 4.6.3 Cautions on on-chip debug pins.

- Cautions 1. When the power is turned on, the P53 pin may output undefined level temporarily even during reset.
 - 2. The P50 to P55 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(1) Port 5 register (P5)

After res	After reset: 00H (output latch)		R/W	Address	: FFFFF4(DAH			
	7	6	5	4	3	2	1	0	
P5	0	0	P55	P54	P53	P52	P51	P50	
	P5n		Output	data control (in output mode) (n = 0 to 5)					
	0	Outputs 0							
	1	Outputs 1							

Remark GF: 100-pin plastic QFP (14×20) GC: 100-pin plastic LQFP (fine pitch) (14×14)

(2) Port 5 mode register (PM5)

www.DataSheet4U.com

After res	set: FFH	R/W	Address: I	FFFFF42A	Н			
	7	6	5	4	3	2	1	0
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50
	PM5n			I/O mod	e control (n	i = 0 to 5)		
	0	Output n	node					
	1	Input mo	de					

(3) Port 5 mode control register (PMC5)

	7	6	5	4	3	2	1	0
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50
	PMC55		Spe	ecification of	of P55 pin c	peration m	lode	
	0	I/O port						
	1	SCKB2	/O/KR5 inpu	ıt/RTP05 o	utput			
	PMC54		Spe	ecification of	of P54 pin c	peration m	ode	
	0	I/O port	I/O port					
	1	SOB2 ou	SOB2 output/KR4 input/RTP04 output					
	PMC53		Spe	ecification o	of P53 pin c	peration m	ode	
	0	I/O port	I/O port					
	1	SIB2 inp	SIB2 input/KR3 input/TIQ00 input/TOQ00 output/RTP03 output					
	PMC52		Spe	ecification o	of P52 pin c	peration m	ode	
	0	I/O port						
	1	TIQ03 input/KR2 input/TOQ03 output/RTP02 output						
	PMC51		Spe	ecification o	of P51 pin c	peration m	ode	
	0	I/O port	/O port					
	1	TIQ02 input/KR1 input/TOQ02 output/RTP01 output						
	PMC50		Spe	ecification of	of P50 pin c	peration m	ode	
	0	I/O port						
	1	TIQ01 in	put/KR0 inp	ut/TOQ01	output/RTP	00 output		

(4) Port 5 function control register (PFC5)

www.DataSheet4U.com

After res	set: 00H	R/W	Address: F	FFFF46AH	ł				
	7	6	5	4	3	2	1	0	
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50	
Remark For d speci t	etails of fications		function	specifica	tion, see	4.3.5 (6	6) Port	5 alterna	ate function

(5) Port 5 function control expansion register (PFCE5)

After res	et: 00H	R/W	Address: F	FFFF70AF	1				
	7	6	5	4	3	2	1	0	
PFCE5	0	0	PFCE55	PFCE54	PFCE53	PFCE52	PFCE51	PFCE50	
Remark For de specifi	etails of a i cations .	alternate	function	specificat	ion, see	4.3.5 (6) Port	5 alterna	te function

(6) Port 5 alternate function specifications

PFCE55	PFC55	Specification of P55 pin alternate function
0	0	SCKB2 I/O
0	1	KR5 input
1	0	Setting prohibited
1	1	RTP05 output

PFCE54	PFC54	Specification of P54 pin alternate function
0	0	SOB2 output
0	1	KR4 input
1	0	Setting prohibited
1	1	RTP04 output

PFCE53	PFC53	Specification of P53 pin alternate function
0	0	SIB2 input
0	1	TIQ00 input/KR3 ^{№te} input
1	0	TOQ00 output
1	1	RTP03 output

PFCE52	PFC52	Specification of P52 pin alternate function	www.DataSheet4U.com
0	0	Setting prohibited	
0	1	TIQ03 input/KR2 ^{№ee} input	
1	0	TOQ03 input	
1	1	RTP02 output	


PFCE51	PFC51	Specification of P51 pin alternate function
0	0	Setting prohibited
0	1	TIQ02 input/KR1 ^{№te} input
1	0	TOQ02 output
1	1	RTP01 output

PFCE50	PFC50	Specification of P50 pin alternate function
0	0	Setting prohibited
0	1	TIQ01 input/KR0 ^{Note} input
1	0	TOQ01 output
1	1	RTP00 output

Note The KRn pin and TIQ0m pin are alternate-function pins. When using the pin as the TIQ0m pin, disable KRn pin key return detection, which is the alternate function. (Clear the KRM.KRMn bit to 0.) Also, when using the pin as the KRn pin, disable TIQ0m pin edge detection, which is the alternate function (n = 0 to 3, m = 0 to 3).

Pin Name	Use as TIQ0m Pin	Use as KRn Pin
KR0/TIQ01	KRM.KRM0 bit = 0	TQ0IOC1.TQ0TIG2, TQ0IOC1.TQ0TIG3 bits = 0
KR1/TIQ02	KRM.KRM1 bit = 0	TQ0IOC1.TQ0TIG4, TQ0IOC1.TQ0TIG5 bits = 0
KR2/TIQ03	KRM.KRM2 bit = 0	TQ0IOC1.TQ0TIG6, TQ0IOC1.TQ0TIG7 bits = 0
KR3/TIQ00	KRM.KRM3 bit = 0	TQ0IOC1.TQ0TIG0, TQ0IOC1.TQ0TIG1 bits = 0 TQ0IOC2.TQ0EES0, TQ0IOC2.TQ0EES1 bits = 0 TQ0IOC2.TQ0ETS0, TQ0IOC2.TQ0ETS1 bits = 0

(7) Port 5 function register (PF5)



4.3.6 Port 7

Port 7 is a 12-bit port for which I/O settings can be controlled in 1-bit units. Port 7 includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin No.		Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P70	2	100	ANIO	Input	_	A-1
P71	1	99	ANI1	Input		A-1
P72	100	98	ANI2	Input		A-1
P73	99	97	ANI3	Input		A-1
P74	98	96	ANI4	Input		A-1
P77	97	95	ANI5	Input		A-1
P76	96	94	ANI6	Input		A-1
P77	95	93	ANI7	Input		A-1
P78	94	92	ANI8	Input		A-1
P79	93	91	ANI9	Input		A-1
P710	92	90	ANI10	Input		A-1
P711	91	89	ANI11	Input		A-1

Table 4-9. Port 7 Alternate-Function Pins

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port 7 register H, port 7 register L (P7H, P7L)

www.DataSheet4U.com	

	After reset: 00H (output latch)				Address	: P7L FFF	FF40EH, F	7H FFFF	40FH			
		7	6	5	4	3	2	1	0			
	Р7Н	0	0	0	0	P711	P710	P79	P78			
	_	7	6	5	4	3	2	1	0	-		
	P7L	P77	P76	P75	P74	P73	P72	P71	P70			
	L	P7n	Output data control (in output mode) (n = 0 to 11)									
		0	Outputs 0									
		1	Outputs 1									
Caution Remark	Alternate I/O).											
nemark	ark These registers cannot be accessed in 16-bit units as the P7 register. They can be read or written in 8-bit or 1-bit units as the P7H and P7L registers.											

(2) Port 7 mode register H, port 7 mode register L (PM7H, PM7L)

PM7H								
	1	1	1	1	PM711	PM710	PM79	PM78
	7	6	5	4	3	2	1	0
PM7L	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70
PM7n I/O mode control (n = 0 to 11) 0 Output mode 1 Input mode								
When	using the	e P7n pin	as its alt	ernate fu	nction (A	NIn pin),	set the P	M7n bit t

4.3.7 Port 9

Port 9 is a 16-bit port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
P90	45	43	A0/KR6/TXDA1/SDA02	I/O	Selectable as N-ch open-drain output	U-10
P91	46	44	A1/KR7/RXDA1/SCL02	I/O		U-11
P92	47	45	A2/TIP41/TOP41	I/O		U-12
P93	48	46	A3/TIP40/TOP40	I/O		U-12
P94	49	47	A4/TIP31/TOP31	I/O		U-12
P95	50	48	A5/TIP30/TOP30	I/O		U-12
P96	51	49	A6/TIP21/TOP21	I/O		U-13
P97	52	50	A7/SIB1/TIP20/TOP20	I/O		U-14
P98	53	51	A8/SOB1	Output		G-3
P99	54	52	A9/SCKB1	I/O		G-5
P910	55	53	A10/SIB3	I/O		G-2
P911	56	54	A11/SOB3	Output		G-3
P912	57	55	A12/SCKB3	I/O		G-5
P913	58	56	A13/INTP4	I/O		N-2
P914	59	57	A14/INTP5/TIP51/TOP51	I/O		U-15
P915	60	58	A15/INTP6/TIP50/TOP50	I/O		U-15

Table 4-10. Port 9 Alternate-Function Pins

- Caution The P90 to P97, P99, P910, and P912 to P915 pins have hysteresis characteristics in the input mode of the alternate-function pin, but do not have the hysteresis characteristics in the port mode.
- RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port 9 register (P9)

After reset: 0000H (output latch) R/W Address: P9 FFFFF412H, P9L FFFFF412H, P9H FFFFF413H 15 12 11 10 9 8 14 13 P9 (P9H) P915 P914 P913 P912 P911 P910 P99 P98 0 7 6 5 4 3 2 1 (P9L) P97 P96 P95 P94 P93 P92 P91 P90 P9n Output data control (in output mode) (n = 0 to 15) 0 Outputs 0 1 Outputs 1 Remarks 1. The P9 register can be read or written in 16-bit units. However, when using the higher 8 bits of the P9 register as the P9H register and the lower 8 bits as the P9L register, P9 can be read or written in 8-bit or 1-bit units. 2. To read/write bits 8 to 15 of the P9 register in 8-bit or 1-bit units, specify them as bits 0 to 7 of the P9H register.

(2) Port 9 mode register (PM9)

After res	et: FFFFH	R/W	Address	: PM9 FFI PM9L FF	,	, PM9H FF	FFF433H	
	15	14	13	12	11	10	9	8
PM9 (PM9H)	PM915	PM914	PM913	PM912	PM911	PM910	PM99	PM98
	7	6	5	4	3	2	1	0
(PM9L)	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90
	0 1	Output mod						
lower	ver, when 8 bits as t	using the	e higher & register, F	3 bits of t M9 can b	he PM9 e read or	register a written in	8-bit and	9H registe 1-bit units y them as

(3) Port 9 mode control register (PMC9)

www.DataSheet4U.com

(1/2)

PMC9 (PMC9H)	15 PMC915	14 PMC914	13 PMC913	12 PMC912	11 PMC911	10 PMC910	9 PMC99	8
	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98
	7	6	5	4	3	2	1	0
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90
	PMC915		Spe	cification o	F915 pin	operation n	node	
	0	I/O port						
	1	A15 outpu	ıt/INTP6 inp	out/TIP50 i	nput/TOP5	0 output		
	PMC914		Spe	cification o	P914 pin	operation n	node	
	0	I/O port						
	1	A14 outpu	it/INTP5 inp	out/TIP51 i	nput/TOP5	1 output		
	PMC913		Spe	cification o	P913 pin	operation n	node	
	0	I/O port						
	1	A13 outpu	it/INTP4 inp	out				
	PMC912		Spe	cification o	P912 pin	operation n	node	
	0	I/O port						
	1	A12 outpu	It/SCKB3 I/	0				
	PMC911		Spe	cification o	P911 pin	operation n	node	
	0	I/O port						
	1	A11 outpu	it/SOB3 ou	tput				
	PMC910		Spe	cification o	P910 pin	operation n	node	
	0	I/O port						
	1	A10 outpu	ıt/SIB3 inpι	ıt				
	PMC99		Spe	ecification of	f P99 pin o	peration m	ode	
	0	I/O port						
	1	A9 output/	/SCKB1 I/C)				
	PMC98		Spe	ecification of	f P98 pin o	operation m	ode	
	0	I/O port						
	1	A8 output	/SOB1 outp	out				
lower	0	A8 output er can be ising the l e PMC9L	/SOB1 outp read or w higher 8 b register, F	out ritten in 1 bits of the PMC9 car	6-bit units PMC9 re be read	s. gister as s	the PMCS	1-bit u

(2/2)	

www.Do	 I ALL
14AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	TALLCOM

PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7 output/SIB1 input/TIP20 input/TOP20 output
PMC96	Specification of P96 pin operation mode
0	I/O port
1	A6 output/TIP21 input/TOP21 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5 output/TIP30 input/TOP30 output
PMC94	Specification of P94 pin operation mode
0	I/O port
1	A4 output/TIP31 input/TOP31 output
PMC93	Specification of P93 pin operation mode
0	I/O port
1	A3 output/TIP40 input/TOP40 output
PMC92	Specification of P92 pin operation mode
0	I/O port
1	A2 output/TIP41 input/TOP41 output
PMC91	Specification of P91 pin operation mode
0	I/O port
1	A1 output/KR7 input/RXDA1 input/SCL02 I/O
PMC90	Specification of P90 pin operation mode
1 10000	1/O port
0	I/O port

(4) Port 9 function control register (PFC9)

Caution When performing separate address bus output (A0 to A15), set the PMC9 register to FFFFH for all 16 bits at once after clearing the PFC9 register to 0000H.

After reset: 0000H R/W Address: PFC9 FFFF472H, PFC9L FFFF472H, PFC9H FFFF473H									
	15	14	13	12	11	10	9	8	
PFC9 (PFC9H)	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98	
	7	6	5	4	3	2	1	0	
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90	
 The PF However lower 8 To read 	cations . C9 registo er, when u bits as th	er can be using the e PFC9L s 8 to 15 c	read or w higher 8 register, F	ritten in 1 bits of the PFC9 can	6-bit units e PFC9 re be read c	egister as or written i	the PFCS n 8-bit or	9H registe 1-bit units	er and the

(5) Port 9 function control expansion register (PFCE9)

After res	et: 0000H	R/W	Address		FFFF712F FFFFF712	·	H FFFF7	'13H	
	15	14	13	12	11	10	9	8	
PFCE9 (PFCE9H)	PFCE915	PFCE914	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
(PFCE9L)	PFCE97	PFCE96	PFCE95	PFCE94	PFCE93	PFCE92	PFCE91	PFCE90	
lower 8 b 3. To read/v	ations . E9 regist , when us bits as the	er can be ing the hi PFCE9L 8 to 15 of	read or w gher 8 bit register, I	ritten in 1 s of the P PFCE9 ca	6-bit units FCE9 reg in be read	s. lister as th I or writter	ne PFCE9 n in 8-bit c	H register or 1-bit uni	and the

(6) Port 9 alternate function specifications

PFCE915	PFC915	Specification of P915 pin alternate function
0	0	A15 output
0	1	INTP6 input
1	0	TIP50 input
1	1	TOP50 output

PFCE914	PFC914	Specification of P914 pin alternate function
0	0	A14 output
0	1	INTP5 input
1	0	TIP51 input
1	1	TOP51 output

PFC913	Specification of P913 pin alternate function
0	A13 output
1	INTP4 input

PFC912	Specification of P912 pin alternate function
0	A12 output
1	SCKB3 I/O

PFC911	Specification of P911 pin alternate function
0	A11 output
1	SOB3 output

PFC910	Specification of P910 pin alternate function
0	A10 output
1	SIB3 input

PFC99	Specification of P99 pin alternate function
0	A9 output
1	SCKB1 I/O

PFC98	Specification of P98 pin alternate function
0	A8 output
1	SOB1 output

PFCE97	PFC97	Specification of P97 pin alternate function
0	0	A7 output
0	1	SIB1 input
1	0	TIP20 input
1	1	TOP20 output

PFCE96	PFC96	Specification of P96 pin alternate function www.DataSheet	4U.con
0	0	A6 output	
0	1	Setting prohibited	
1	0	TIP21 input	
1	1	TOP21 output	
PFCE95	PFC95	Specification of P95 pin alternate function	
0	0	A5 output	
0	1	TIP30 input	
1	0	TOP30 output	
1	1	Setting prohibited	
PFCE94	PFC94	Specification of P94 pin alternate function	
0	0	A4 output	
0	1	TIP31 input	
1	0	TOP31 output	
1	1	Setting prohibited	
PFCE93	PFC93	Specification of P93 pin alternate function	
0	0	A3 output	
0	1	TIP40 input	
1	0	TOP40 output	
1	1	Setting prohibited	
PFCE92	PFC92	Specification of P92 pin alternate function	
0	0	A2 output	
0	1	TIP41 input	
1	0	TOP41 output	
1	1	Setting prohibited	
PFCE91	PFC91	Specification of P91 pin alternate function	
0	0	A1 output	
0	1	KR7 input	
1	0	RXDA1 input/KR7 input ^{Note}	
1	1	SCL02 I/O	
PFCE90	PFC90	Specification of P90 pin alternate function	
0	0	A0 output	
0	1	KR6 input	
1	0	TXDA1 output	
1	1	SDA02 I/O	

Note The RXDA1 and KR7 pins must not be used at the same time. When using the RXDA1 pin, do not use the KR7 pin. When using the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear the PFCE91 bit to 0).

(7) Port 9 function register (PF9)

Alterio	set: 0000H	R/W	Address:	PF3 FFF PF9L FF	,	PF9H FFF	FFC73H		
	15	14	13	12	11	10	9	8	
PF9 (PF9H)	PF915	PF914	PF913	PF912	PF911	PF910	PF99	PF98	
	7	6	5	4	3	2	1	0	
(PF9L)	PF97	PF96	PF95	PF94	PF93	PF92	PF91	PF90	
	PF9n Control of normal output or N-ch open-drain output (n = 0 to 15) 0 Normal output (CMOS output)								
	0	Normal output (CMOS output)							
	1	N-ch open-drain output							
Caution When a	n output p	oin is pull	ed up at l	EVDD or h	igher, be	sure to s	et the PF	9n bit to 1.	

4.3.8 Port CM

Port CM is a 4-bit port for which I/O settings can be controlled in 1-bit units. Port CM includes the following alternate-function pins. www.DataSheet4U.com

Table 4-11.	Port CM	Alternate-Function Pins	
		Alternate i anotion i me	,

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
PCM0	63	61	WAIT	Input	_	D-1
PCM1	64	62	CLKOUT	Output		D-2
PCM2	65	63	HLDAK	Output		D-2
PCM3	66	64	HLDRQ	Input		D-1

Remark GF: 100-pin plastic QFP (14 × 20)

GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port CM register (PCM)

After res	et: 00H (c	output latch)	R/W	Address	: FFFFF00	OCH		
	7	6	5	4	3	2	1	0
PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0
	PCMn		Output	t data conti	rol (in outpu	ıt mode) (n	= 0 to 3)	
	0	Outputs 0						
	1	Outputs 1						

(2) Port CM mode register (PMCM)

After res	et: FFH	R/W	Address:	FFFFF02C	H			
	7	6	5	4	3	2	1	0
PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0
	PMCMn			I/O mod	le control (n	= 0 to 3)		
	0	Output m	iode					
	1	Input mo	de					

(3) Port CM mode control register (PMCCM)

After re	eset: 00H	R/W	Address: F	++++040	CH			
	7	6	5	4	3	2	1	0
PMCCM	0	0	0	0	PMCCM3	PMCCM2	PMCCM1	PMCCM0
	РМССМЗ		Char	ification	of DCM2 nin	oneration	mada	
			Spec	meation	of PCM3 pin	operation	node	
	0	I/O port						
	1	HLDRQ ir	nput					
	PMCCM2		Spec	cification	of PCM2 pin	operation I	node	
	0	I/O port						
	1	HLDAK o	utput					
	PMCCM1		Spec	cification	of PCM1 pin	operation I	node	
	0	I/O port						
	1	CLKOUT	output					
	PMCCM0		Spec	cification	of PCM0 pin	operation I	node	
	0	I/O port						
	1	WAIT inp	ut					

4.3.9 Port CT

Port CT is a 4-bit port for which I/O settings can be controlled in 1-bit units. Port CT includes the following alternate-function pins. www.DataSheet4U.com

Table 4-12.	Port CT	Alternate-Function	Pins
		Alternate i anotion	

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
PCT0	67	65	WR0	Output	-	D-2
PCT1	68	66	WR1	Output		D-2
PCT4	69	67	RD	Output		D-2
PCT6	70	68	ASTB	Output		D-2

Remark GF: 100-pin plastic QFP (14 × 20)

GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

(1) Port CT register (PCT)

After res	et: 00H (c	output latch)	R/W	Address	: FFFFF00	ЛАН		
	7	6	5	4	3	2	1	0
PCT	0	PCT6	0	PCT4	0	0	PCT1	PCT0
	PCTn		Output d	ata control	(in output r	node) (n =	0, 1, 4, 6)	
	0	Outputs 0						
	1	Outputs 1						

(2) Port CT mode register (PMCT)

After res	et: FFH	R/W	Address:	FFFF62AH	1			
	7	6	5	4	3	2	1	0
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0
	PMCTn			I/O mode of	control (n =	= 0, 1, 4, 6)	
	0	Output mo	ode					
	1	Input mod	e					

(3) Port CT mode control register (PMCCT)

After res	et: 00H	R/W Ac	dress:	FFFFF04AH				
	7	6	5	4	3	2	1	0
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0
	PMCCT6		Spe	ecification of F	PCT6 pin	operation	mode	
	0	I/O port						
	1	ASTB output	ıt					
	PMCCT4		Spe	cification of F	PCT4 pin	operation	mode	
	0	I/O port						
	1	RD output						
	PMCCT1		Spe	cification of F	PCT1 pin	operation	mode	
	0	I/O port						
	1	WR1 output						
	PMCCT0		Spe	ecification of F	PCT0 pin	operation	mode	
	0	I/O port						
	1	WR0 output						

4.3.10 Port DH

Port DH is a 6-bit port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
PDH0	89	87	A16	Output	_	D-2
PDH1	90	88	A17	Output		D-2
PDH2	61	59	A18	Output		D-2
PDH3	62	60	A19	Output		D-2
PDH4	8	6	A20	Output		D-2
PDH5	9	7	A21	Output		D-2

Table 4-13. Port DH Alternate-Function Pins

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14×14)

(1) Port DH register (PDH)

After rese	et: 00H (c	output latch)	R/W	Address	: FFFFF00)6H		
_	7	6	5	4	3	2	1	0
PDH	0	0	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0
-								
	PDHn		Output	data contro	l (in output	mode) (n :	= 0 to 5)	
	0	Outputs 0						
	1	Outputs 1						

(2) Port DH mode register (PMDH)

7 6 5 4 3 2 1 0 PMDH 1 1 PMDH5 PMDH4 PMDH3 PMDH2 PMDH1 PMDH0
PMDH 1 1 PMDH5 PMDH4 PMDH3 PMDH2 PMDH1 PMDH0
PMDHn I/O mode control (n = 0 to 5)
0 Output mode
1 Input mode

(3) Port DH mode control register (PMCDH)

After res	et: 00H	R/W	Address: F	FFFF046F	ł			
	7	6	5	4	3	2	1	0
PMCDH	0	0	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0
				•				•
	PMCDHn		Specificati	ion of PDH	n pin opera	tion mode	(n = 0 to 5)	
	0	I/O port						
	1	Am outpu	ıt (address l	bus output)	(m = 16 to	21)		

4.3.11 Port DL

Port DL is a 16-bit port for which I/O settings can be controlled in 1-bit units. Port DL includes the following alternate-function pins. www.DataSheet4U.com

Pin Name	Pin	No.	Alternate-Function Pin Name	I/O	Remark	Block Type
	GF	GC				
PDL0	73	71	AD0	I/O	_	D-3
PDL1	74	72	AD1	I/O		D-3
PDL2	75	73	AD2	I/O		D-3
PDL3	76	74	AD3	I/O		D-3
PDL4	77	75	AD4	I/O		D-3
PDL5	78	76	AD5/FLMD1 ^{Note}	I/O		D-3
PDL6	79	77	AD6	I/O		D-3
PDL7	80	78	AD7	I/O		D-3
PDL8	81	79	AD8	I/O		D-3
PDL9	82	80	AD9	I/O		D-3
PDL10	83	81	AD10	I/O		D-3
PDL11	84	82	AD11	I/O		D-3
PDL12	85	83	AD12	I/O		D-3
PDL13	86	84	AD13	I/O		D-3
PDL14	87	85	AD14	I/O		D-3
PDL15	88	86	AD15	I/O		D-3

Table 4-14. Port DL Alternate-Function Pins

Note Since this pin is set in the flash memory programming mode, it does not need to be manipulated with the port control register. For details, see **CHAPTER 26 FLASH MEMORY**.

Remark GF: 100-pin plastic QFP (14×20)

GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

(1) Port DL register (PDL)

www.DataSheet4U.com

	15	14	13	12	11	10 FFFFF004	9	8
PDL (PDLH)	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8
	7	6	5	4	3	2	1	0
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0
	PDLn 0	Outputs 0	•	lata control	(in output	mode) (n =	0 to 15)	
	1	Outputs 1						
ا 2. ٦	lowever, v ower 8 bits o read/wr	vhen usin s as the P	g the high DLL regis o 15 of th	ier 8 bits ter, PDL c	of the PD an be rea	L register d or writte	en in 8-bit	or 1-bit u

(2) Port DL mode register (PMDL)

After res	set: FFFFH	R/W	Address		FFFF024H FFFFF024I	,	FFFFF025	5H	
	15	14	13	12	11	10	9	8	
PMDL (PMDLH)	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8	
	7	6	5	4	3	2	1	0	
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0	
	PMDLn			I/O mode	control (n	= 0 to 15)			
	0	Output mo	ode						
	1	Input mod	е						
the uni 2. To	wever, wh lower 8	en using bits as th bits 8 to	the highe e PMDLL 15 of the	r 8 bits of . register,	the PMD PMDL ca	L register an be rea	d or writt	ten in 8-b	it or 1-bit

(3) Port DL mode control register (PMCDL)

Г

Aller le	set: 0000H	R/W	Address:	PMCDL F PMCDLL		·	_H FFFF6	45H
	15	14	13	12	11	10	9	8
PMCDL (PMCDLH)	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8
	7	6	5	4	3	2	1	0
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0
	PMCDLn		Specificatio	on of PDLn	pin operat	ion mode (n = 0 to 15)
	0	I/O port						
	1	ADn I/O (a	address/dat	ta bus I/O)				
bits of Remarks 1. The	he SMSE	L bit of th egister = egister ca	ne EXIMC 0 (8-bit b n be read	; register ous width) or written	, do not s in 16-bit	specify th units.	ne AD8 to	ne BS30 to E AD15 pins.

4.4 Block Diagrams





Figure 4-3. Block Diagram of Type A-1

Figure 4-4. Block Diagram of Type A-2











Figure 4-6. Block Diagram of Type D-1




















Figure 4-10. Block Diagram of Type G-1









Figure 4-12. Block Diagram of Type G-3











Figure 4-14. Block Diagram of Type G-6













2. Hysteresis characteristics are not available in port mode.







Figure 4-19. Block Diagram of Type N-3







Figure 4-20. Block Diagram of Type U-1









Figure 4-22. Block Diagram of Type U-6











Figure 4-24. Block Diagram of Type U-8






















Figure 4-29. Block Diagram of Type U-13












Figure 4-32. Block Diagram of Type AA-1

4.5 Port Register Settings When Alternate Function Is Used

www.DataSheet4U.com

Table 4-15 shows the port register settings when each port is used for an alternate function. When using a port pin as an alternate-function pin, refer to the description of each pin.

Pin Name	Alternate	e Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	-	
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	PFC03 = 0	
	ADTRG	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	PFC03 = 1	
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	-	-	
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	-	-	
	DRST	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = Setting not required	-	-	OCDM0 (OCDM) = 1
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	-	
P10	ANO0	Output	P10 = Setting not required	PM10 = 1	-	-	-	
P11	ANO1	Output	P11 = Setting not required	PM11 = 1	-	-	-	
P30	TXDA0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	PFC30 = 0	
	SOB4	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	_	PFC30 = 1	
P31	RXDA0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	_	Note , PFC31 = 0	
	INTP7	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	_	Note , PFC31 = 0	
	SIB4	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	_	PFC31 = 1	
P32	ASCKA0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	PFCE32 = 0	PFC32 = 0	
	SCKB4	I/O	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	PFCE32 = 0	PFC32 = 1	
	TIP00	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	PFCE32 = 1	PFC32 = 0	
	TOP00	Output	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	PFCE32 = 1	PFC32 = 1	
P33	TIP01	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	-	PFC33 = 0	
	TOP01	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	-	PFC33 = 1	

Table 4-15. Using Port Pin as Alternate-Function Pin (1/7)

Note The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the RXDA0 pin, disable edge detection for the alternate-function INTP7 pin (clear the INTF3.INTF31 bit and INTR3.INTR31 bit to 0). When using the pin as the INTP7 pin, stop the UARTA0 reception operation (clear the UA0CTL0.UA0RXE bit to 0).

Caution When using one of the P10 and P11 pins as an I/O port and the other as a D/A output pin (ANO0, ANO1), do so in an application where the port I/O level does not change during D/A output.

Pin Name	Alternat	e Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P34	TIP10	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	-	PFC34 = 0	
	TOP10	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	-	PFC34 = 1	
P35	TIP11	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	-	PFC35 = 0	
	TOP11	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	-	PFC35 = 1	
P38	TXDA2	Output	P38 = Setting not required	PM38 = Setting not required	PMC38 = 1	-	PFC38 = 0	
	SDA00	I/O	P38 = Setting not required	PM38 = Setting not required	PMC38 = 1	-	PFC38 = 1	
P39	RXDA2	Input	P39 = Setting not required	PM39 = Setting not required	PMC39 = 1	-	PFC39 = 0	
	SCL00	I/O	P39 = Setting not required	PM39 = Setting not required	PMC39 = 1	-	PFC39 = 1	
P40	SIB0	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	PFC40 = 0	
	SDA01	I/O	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	PFC40 = 1	
P41	SOB0	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PFC41 = 0	
	SCL01	I/O	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PFC41 = 1	
P42	SCKB0	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	-	-	
P50	TIQ01	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFCE50 = 0	PFC50 = 1	KRM0 (KRM) = 0
	KR0	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFCE50 = 0	PFC50 = 1	TQ0TIG2, TQ0TIG3 (TQ0IOC1) = 0
	TOQ01	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFCE50 = 1	PFC50 = 0	
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFCE50 = 1	PFC50 = 1	

Table 4-15. Using Port Pin as Alternate-Function Pin (2/7)

www.DataSheet4U.com

CHAPTER 4 PORT FUNCTIONS

Pin Name	Alternat	e Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P51	TIQ02	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFCE51 = 0	PFC51 = 1	KRM1 (KRM) = 0
	KR1	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFCE51 = 0	PFC51 = 1	TQ0TIG4, TQ0TIG5 (TQ0IOC1) = 0
	TOQ02	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFCE51 = 1	PFC51 = 0	
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFCE51 = 1	PFC51 = 1	
P52	TIQ03	Input	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFCE52 = 0	PFC52 = 1	KRM2 (KRM) = 0
	KR2	Input	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFCE52 = 0	PFC52 = 1	TQ0TIG6, TQ0TIG7 (TQ0I0C1) = 0
	TOQ03	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFCE52 = 1	PFC52 = 0	
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFCE52 = 1	PFC52 = 1	
	DDI	Input	P52 = Setting not required	PM52 = Setting not required	PMC52 = Setting not required	PFCE52 = Setting not required	PFC52 = Setting not required	OCDM0 (OCDM) = 1
P53	SIB2	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFCE53 = 0	PFC53 = 0	
	TIQ00	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFCE53 = 0	PFC53 = 1	KRM3 (KRM) = 0
	KR3	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFCE53 = 0	PFC53 = 1	TQ0TIG0, TQ0TIG1 (TQ0IOC1) = 0,
								TQ0EES0, TQ0EES1 (TQ0IOC2) = 0,
								TQ0ETS0, TQ0ETS1 (TQ0IOC2) = 0
	TOQ00	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFCE53 = 1	PFC53 = 0	
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFCE53 = 1	PFC53 = 1	
	DDO	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = Setting not required	PFCE53 = Setting not required	PFC53 = Setting not required	OCDM0 (OCDM) = 1
P54	SOB2	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFCE54 = 0	PFC54 = 0	
	KR4	Input	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFCE54 = 0	PFC54 = 1	
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFCE54 = 1	PFC54 = 1	
	DCK	Input	P54 = Setting not required	PM54 = Setting not required	PMC54 = Setting not required	PFCE54 = Setting not required	PFC54 = Setting not required	OCDM0 (OCDM) = 1
P55	SCKB2	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFCE55 = 0	PFC55 = 0	
	KR5	Input	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFCE55 = 0	PFC55 = 1	
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFCE55 = 1	PFC55 = 1	
	DMS	Input	P55 = Setting not required	PM55 = Setting not required	PMC55 = Setting not required	PFCE55 = Setting not required	PFC55 = Setting not required	OCDM0 (OCDM) = 1

Table 4-15. Using Port Pin as Alternate-Function Pin (3/7)

Pin Name	Alternate	Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P70	ANI0	Input	P70 = Setting not required	PM70 = 1	-	-	-	
P71	ANI1	Input	P71 = Setting not required	PM71 = 1	-	-	-	
P72	ANI2	Input	P72 = Setting not required	PM72 = 1	-	-	-	
P73	ANI3	Input	P73 = Setting not required	PM73 = 1	-	-	-	
P74	ANI4	Input	P74 = Setting not required	PM74 = 1	-	-	-	
P75	ANI5	Input	P75 = Setting not required	PM75 = 1	-	-	-	
P76	ANI6	Input	P76 = Setting not required	PM76 = 1	-	-	-	
P77	ANI7	Input	P77 = Setting not required	PM77 = 1	-	-	-	
P78	ANI8	Input	P78 = Setting not required	PM78 = 1	-	-	-	
P79	ANI9	Input	P79 = Setting not required	PM79 = 1	-	-	-	
P710	ANI10	Input	P710 = Setting not required	PM710 = 1	-	-	-	
P711	ANI11	Input	P711 = Setting not required	PM711 = 1	-	-	-	
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFCE90 = 0	PFC90 = 0	Note 1
	KR6	Input	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFCE90 = 0	PFC90 = 1	
	TXDA1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFCE90 = 1	PFC90 = 0	
	SDA02	I/O	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFCE90 = 1	PFC90 = 1	
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFCE91 = 0	PFC91 = 0	Note 1
	KR7	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFCE91 = 0	PFC91 = 1	
	RXDA1/KR7Note 2	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFCE91 = 1	PFC91 = 0	
	SCL02	I/O	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFCE91 = 1	PFC91 = 1	

Table 4-15. Using Port Pin as Alternate-Function Pin (4/7)

Notes 1. When setting pins A0 to A15 as the alternate function, set all 16 bits of the PMC9 register to FFFFH at once.

2. The RXDA1 and KR7 pins must not be used at the same time. When using the RXDA1 pin, do not use the KR7 pin. When using the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear the PFCE91 bit to 0).

Pin Name	Alternat	e Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFCE92 = 0	PFC92 = 0	Note
	TIP41	Input	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFCE92 = 0	PFC92 = 1	
	TOP41	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFCE92 = 1	PFC92 = 0	
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFCE93 = 0	PFC93 = 0	Note
	TIP40	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFCE93 = 0	PFC93 = 1	
	TOP40	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFCE93 = 1	PFC93 = 0	
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFCE94 = 0	PFC94 = 0	Note
	TIP31	Input	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFCE94 = 0	PFC94 = 1	
	TOP31	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFCE94 = 1	PFC94 = 0	
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFCE95 = 0	PFC95 = 0	Note
	TIP30	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFCE95 = 0	PFC95 = 1	
	TOP30	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFCE95 = 1	PFC95 = 0	
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFCE96 = 0	PFC96 = 0	Note
	TIP21	Input	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFCE96 = 1	PFC96 = 0	
	TOP21	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFCE96 = 1	PFC96 = 1	
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFCE97 = 0	PFC97 = 0	Note
	SIB1	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFCE97 = 0	PFC97 = 1	
	TIP20	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFCE97 = 1	PFC97 = 0	
	TOP20	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFCE97 = 1	PFC97 = 1	
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	_	PFC98 = 0	Note
	SOB1	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	-	PFC98 = 1	
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	_	PFC99 = 0	Note
	SCKB1	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	-	PFC99 = 1	

Note When setting pins A0 to A15 as the alternate function, set all 16 bits of the PMC9 register to FFFFH at once.

www.DataSheet4U.com

Preliminary User's Manual U17715EJ1V0UD

Pin Name	Alternate	e Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	_	PFC910 = 0	Note
	SIB3	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	-	PFC910 = 1	
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	-	PFC911 = 0	Note
	SOB3	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	-	PFC911 = 1	
P912	A12	Output	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	-	PFC912 = 0	Note
	SCKB3	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	-	PFC912 = 1	
P913	A13	Output	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	-	PFC913 = 0	Note
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	_	PFC913 = 1	
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFCE914 = 0	PFC914 = 0	Note
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFCE914 = 0	PFC914 = 1	
	TIP51	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFCE914 = 1	PFC914 = 0	
	TOP51	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFCE914 = 1	PFC914 = 1	
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFCE915 = 0	PFC915 = 0	Note
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFCE915 = 0	PFC915 = 1	
	TIP50	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFCE915 = 1	PFC915 = 0	
	TOP50	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFCE915 = 1	PFC915 = 1	
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	-	-	
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	-	
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	-	-	
PCM3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	-	-	
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	-	-	
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	-	-	
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	-	-	
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	-	-	

Table 4-15. Using Port Pin as Alternate-Function Pin (6/7)

Note When not using the pins as the INTP4 to INTP6 pins, disable edge detection (clear the INTF9n bit of the INTF9H register and INTR9n bit of the INTR9H register to 0 (n = 13 to 15)).

Pin Name	Alternate	Function	Pnx Bit of	PMnx Bit of	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits
	Name	I/O	Pn Register	PMn Register	PMCn Register	PFCEn Register	PFCn Register	(Registers)
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	-	-	
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	-	-	
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	-	-	
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	-	-	
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	-	-	
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	_	-	
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	_	_	
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	-	
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	-	
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	-	-	
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	-	
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	-	
	FLMD1 ^{Note}	Input	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = Setting not required	-	-	
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	-	-	
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	-	-	
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	-	
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	-	
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	-	-	
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	-	
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	-	-	
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	-	-	
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	-	-	
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	-	-	

Table 4-15. Using Port Pin as Alternate-Function Pin (7/7)

Note Since this pin is set in the flash memory programming mode, it does not need to be manipulated using the port control register. For details, see CHAPTER

26 FLASH MEMORY.

4.6 Cautions

4.6.1 Cautions on setting port pins

- (1) In the V850ES/JG2, the general-purpose port function and several peripheral function I/O pin share a pin. To switch between the general-purpose port (port mode) and the peripheral function I/O pin (alternate-function mode), set by the PMCn register. In regards to this register setting sequence, note with caution the following.
 - (a) Cautions on switching from port mode to alternate-function mode
 To switch from the port mode to alternate-function mode in the following order.

<1> Set the PFn register ^{Note} :	N-ch open-drain setting
<2> Set the PFCn and PFCEn registers:	Alternate-function selection
<3> Set the corresponding bit of the PMCn register to 1:	Switch to alternate-function mode

If the PMCn register is set first, note with caution that, at that moment or depending on the change of the pin states in accordance with the setting of the PFn, PFCn, and PFCEn registers, unexpected operations may occur.

A concrete example is shown as Example below.

Note N-ch open-drain output pin only

- Caution Regardless of the port mode/alternate-function mode, the Pn register is read and written as follows.
 - Pn register read: Read the port output latch value (when PMn.PMnm bit = 0), or read the pin states (PMn.PMnm bit = 1).
 - Pn register write: Write to the port output latch

[Example] SCL01 pin setting example

The SCL01 pin is used alternately with the P41/SOB0 pin. Select the valid pin functions with the PMC4, PFC4, and PF4 registers.

PMC41 Bit	PFC41 Bit	PF41 Bit	Valid Pin Functions
0	don't care	1	P41 (in output port mode, N-ch open-drain output)
1	0	1	SOB0 output (N-ch open-drain output)
	1	1	SCL01 I/O (N-ch open-drain output)

Setting Order	Setting Contents	Pin States	Pin Level
<1>	Initial value (PMC41 bit = 0, PFC41 bit = 0, PF41 bit = 0)	Port mode (input)	Hi-Z
<2>	PMC41 bit ← 1	SOB0 output	Low level (high level depending on the CSIB0 setting)
<3>	PFC41 bit ← 1	SCL01 I/O	High level (CMOS output)
<4>	PF41 bit ← 1	SCL01 I/O	Hi-Z (N-ch open-drain output)

The order of setting in which malfunction may occur on switching from the P41 pin to the SCL01 pin are shown below.

In <2>, I^2C communication may be affected since the alternate-function SOB0 output is output to the pin. In the CMOS output period of <2> or <3>, unnecessary current may be generated.

(b) Cautions on alternate-function mode (input)

The input signal to the alternate-function block is low level when the PMCn.PMCnm bit is 0 due to the AND output of the PMCn register set value and the pin level. Thus, depending on the port setting and alternate-function operation enable timing, unexpected operations may occur. Therefore, switch between the port mode and alternate-function mode in the following sequence.

To switch from port mode to alternate-function mode (input)

Set the pins to the alternate-function mode using the PMCn register and then enable the alternate-function operation.

• To switch from alternate-function mode (input) to port mode Stop the alternate-function operation and then switch the pins to the port mode.

The concrete examples are shown as Example 1 and Example 2.

[Example 1] Switch from general-purpose port (P02) to external interrupt pin (NMI) When the P02/NMI pin is pulled up as shown in Figure 4-33 and the rising edge is specified in the NMI pin edge detection setting, even though high level is input continuously to the NMI pin during switching from the P02 pin to the an NMI pin (PMC02 bit = $0 \rightarrow 1$), this is detected as a rising edge as if the low level changed to high level, and an NMI interrupt occurs. To avoid it, set the NMI pin's valid edge after switching from the P02 pin to the NMI pin.





Figure 4-33. Example of Switching from P02 to NMI (Incorrect)

[Example 2] Switch from external pin (NMI) to general-purpose port (P02)

When the P02/NMI pin is pulled up as shown in Figure 4-34 and the falling edge is specified in the NMI pin edge detection setting, even though high level is input continuously to the NMI pin at switching from the NMI pin to the P02 pin (PMC02 bit = $1 \rightarrow 0$), this is detected as falling edge as if high level changed to low level, and NMI interrupt occurs.

To avoid this, set the NMI pin edge detection as "No edge detected" before switching to the P02 pin.





(2) In port mode, the PFn.PFnm bit is valid only in the output mode (PMn.PMnm bit = 0). In the input mode (PMnm bit = 1), the value of the PFnm bit is not reflected in the buffer.

4.6.2 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P90 pin is an output port, P91 to P97 pins are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of P90 pin is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A bit manipulation instruction is executed in the following order in the V850ES/JG2.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of P90 pin, which is an output port, is read, while the pin statuses of P91 to P97 pins, which are input ports, are read. If the pin statuses of P91 to P97 pins are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.




Figure 4-35. Bit Manipulation Instruction (P90 Pin)

4.6.3 Cautions on on-chip debug pins

The DRST, DCK, DMS, DDI, and DDO pins are on-chip debug pins.

After reset by the RESET pin, the P05/INTP2/DRST pin is initialized to function as an on-chip debug pin (DRST). If a high level is input to the DRST pin at this time, the on-chip debug mode is set, and the DCK, DMS, DDI, and DDO pins can be used.

The following action must be taken if on-chip debugging is not used.

• Clear the OCDM0 bit of the OCDM register (special register) (0)

At this time, fix the P05/INTP2/DRST pin to low level from when reset by the RESET pin is released until the above action is taken.

If a high level is input to the $\overrightarrow{\text{DRST}}$ pin before the above action is taken, it may cause a malfunction (CPU deadlock). Handle the P05 pin with the utmost care.

Caution After reset by the WDT2RES signal, clock monitor (CLM), or low-voltage detector (LVI), the P05/INTP2/DRST pin is not initialized to function as an on-chip debug pin (DRST). The OCDM register holds the current value.

4.6.4 Cautions on P05/INTP2/DRST pin

The P05/INTP2/DRST pin has an internal pull-down resistor (30 k Ω TYP.). After a reset by the RESET pin, a pulldown resistor is connected. The pull-down resistor is disconnected when the OCDM0 bit is cleared (0).

4.6.5 Cautions on P10, P11, and P53 pins when power is turned on

When the power is turned on, the following pins may output an undefined level temporarily even during reset.

- P10/ANO0 pin
- P11/ANO1 pin
- P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO pin

4.6.6 Hysteresis characteristics

In port mode, the following port pins do not have hysteresis characteristics.

P02 to P06 P31 to P35, P38, P39 P40 to P42 P50 to P55 P90 to P97, P99, P910, P912 to P915

CHAPTER 5 BUS CONTROL FUNCTION

The V850ES/JG2 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

5.1 Features

- O Output is selectable from a multiplexed bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles.
- \bigcirc 8-bit/16-bit data bus selectable
- \bigcirc Wait function
 - Programmable wait function of up to 7 states
 - External wait function using WAIT pin
- Idle state function
- Bus hold function
- Up to 4 MB of physical memory connectable
- \bigcirc The bus can be controlled at a voltage that is different from the operating voltage when BV_{DD} \leq EV_{DD} = V_{DD}. However, in separate bus mode or when the A20 and A21 pins are used, set BV_{DD} = EV_{DD} = V_{DD}.

5.2 Bus Control Pins

www.DataSheet4U.com

The pins used to connect an external device are listed in the table below.

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock
$\overline{\text{WR0}}, \overline{\text{WR1}}$	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Table 5-1. Bus Control Pins (Multiplexed Bus)

Table 5-2. External Control Pins (Separate Bus)

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Data bus
A0 to A15	P90 to P915	Output	Address bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.

Separate Bus	Mode	Multiplexed Bus	s Mode
Address bus (A21 to A0)	Undefined	Address bus (A21 to A16)	Undefined
Data bus (AD15 to AD0)	Hi-Z	Address/data bus (AD15 to AD0)	Undefined
Control signal	Inactive	Control signal	Inactive

Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.


5.2.2 Pin status in each operation mode


For the pin status of the V850ES/JG2 in each operation mode, see 2.2 Pin States.

5.3 Memory Block Function

www.DataSheet4U.com

The 16 MB external memory space is divided into memory blocks of (lower) 2 MB, 2 MB, 4 MB, and 8 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.





5.4 External Bus Interface Mode Control Function

www.DataSheet4U.com


The V850ES/JG2 has the following two external bus interface modes.

- Multiplexed bus mode
- · Separate bus mode

These two modes can be selected by using the EXIMC register.

(1) External bus interface mode control register (EXIMC)

The EXIMC register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.



5.5 Bus Access

5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)
Instruction fetch (normal access)	1	1 ^{Note 1}	3 + n ^{Note 2}
Instruction fetch (branch)	2	2 ^{Note 1}	3 + n ^{Note 2}
Operand data access	3	1	3 + n ^{Note 2}

Notes 1. Increases by 1 if a conflict with a data access occurs.

2. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.

Remark Unit: Clocks/access

5.5.2 Bus size setting function


Each external memory area selected by memory block n can be set by using the BSC register. However, the bus size can be set to 8 bits and 16 bits only.

The external memory area of the V850ES/JG2 is selected by memory blocks 0 to 3.

(1) Bus size configuration register (BSC)

The BSC register can be read or written in 16-bit units. Reset input sets this register to 5555H.

Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.



5.5.3 Access by bus size

The V850ES/JG2 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/JG2 supports only the little-endian format.

Figure 5-2. Little-Endian Address in Word

31	24 23 16	§ 15 8	7 0
000BH	000AH	0009H	0008H
0007H	0006H	0005H	0004H
0003H	0002H	0001H	0000H

(1) Data space

The V850ES/JG2 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

(a) Halfword-length data access

A byte-length bus cycle is generated twice if the least significant bit of the address is 1.


(b) Word-length data access

- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.


(2) Byte access (8 bits)

www.DataSheet4U.com

(a) 16-bit data bus width




(b) 8-bit data bus width




(3) Halfword access (16 bits)

www.DataSheet4U.com

(a) With 16-bit data bus width




(b) 8-bit data bus width




(4) Word access (32 bits)

www.DataSheet4U.com


(a) 16-bit data bus width (1/2)




(a) 16-bit data bus width (2/2)



(b) 8-bit data bus width (1/2)



(b) 8-bit data bus width (2/2)



5.6 Wait Function

www.DataSheet4U.com

5.6.1 Programmable wait function

(1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each memory block space.

The number of wait states can be programmed by using the DWC0 register . Immediately after system reset, 7 data wait states are inserted for all the blocks.

The DWC0 register can be read or written in 16-bit units.

Reset input sets this register to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
 - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.

	15	14	13	12	11	10	9	8
DWC0	0	DW32	DW31	DW30	0	DW22	DW21	DW20
		Me	emory bloc	k 3		M	emory bloc	:k 2
	7	6	5	4	3	2	1	0
	0	DW12	DW11	DW10	0	DW02	DW01	DW00
		M	emory bloc	:k 1		Me	emory bloc	k 0
	DWn2	DWn1	DWn0			wait states ck n space		
	0	0	0	None				
	0	0	1	1				
	0	1	0	2				
	0	1	1	3				
	1	0	0	4				
	1	0	1	5				
	1	1	0	6				
	1	1	1	7				

5.6.2 External wait function

To synchronize an extremely slow external memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin (WAIT).


When the PCM0 pin is set to alternate function, the external wait function is enabled.

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplexed bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the WAIT pin.



For example, if the timing of the programmable wait and the WAIT pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-3. Inserting Wait Example

5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each memory block area (memory blocks 0 to 3).

If an address setup wait is inserted, it seems that the high-clock period of the T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of the T1 state is extended by 1 clock.

(1) Address wait control register (AWC)

The AWC register can be read or written in 16-bit units. Reset input sets this register to FFFFH.

- Cautions 1. Address setup wait and address hold wait cycles are not inserted when the internal ROM area, internal RAM area, and on-chip peripheral I/O areas are accessed.
 - 2. Write to the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.

	15	14	13	12	11	10	9	8
AWC	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
	AHW3	ASW3	AHW2	ASW2	AHW1	ASW1	AHW0	ASW0
	Memory	v block 3	Memory	/ block 2	Memor	y block 1	Memory	/ block 0
	AHWn		Specifies	nsertion of	address h	old wait (n	= 0 to 3)	
	0	Not inser	ted					
	1	Inserted						
	ASWn		Specifies in	nsertion of	address se	tup wait (n	= 0 to 3)	
	0	Not inser	ted					
	1	Inserted						

5.7 Idle State Insertion Function

www.DataSheet4U.com

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by the memory block in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting an idle state, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register. An idle state is inserted for all the areas immediately after system reset.

(1) Bus cycle control register (BCC)

The BCC register can be read or written in 16-bit units. Reset input sets this register to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

	15	14	13	12	11	10	9	8
BCC	1	0	1	0	1	0	1	0
	7	6	5	4	3	2	1	0
	BC31	0	BC21	0	BC11	0	BC01	0
М	emory bloc	1	lemory bloc		emory bloc		emory bloc	< 0
	0	Not inser	ted					
	1	Inserted						

5.8 Bus Hold Function

5.8.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to alternate function.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until an on-chip peripheral I/O register or the external memory is accessed.

The bus hold status is indicated by assertion of the HLDAK pin (low level). The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.


Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing at Which Bus Hold Request Is Not Acknowledged
CPU bus lock	16 bits	Word access to even address	Between first and second access
		Word access to odd address	Between first and second access
			Between second and third access
		Halfword access to odd address	Between first and second access
	8 bits	Word access	Between first and second access
			Between second and third access
			Between third and fourth access
		Halfword access	Between first and second access
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access

5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.

www.DataSheet4U.com



5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP, IDLE1, and IDLE2 modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the HLDAK pin is asserted as soon as the HLDRQ pin has been asserted, and the bus hold status is entered. When the HLDRQ pin is later deasserted, the HLDAK pin is also deasserted, and the bus hold status is cleared.

5.9 Bus Priority

Bus hold, DMA transfer, operand data accesses, instruction fetch (branch), and instruction fetch (successive) are executed in the external bus cycle.

Bus hold has the highest priority, followed by DMA transfer, operand data access, instruction fetch (branch), and instruction fetch (successive).


An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
t i	DMA transfer	DMAC
	Operand data access	CPU
ł	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU


Table 5-4. Bus Priority

5.10 Bus Timing














Figure 5-6. Multiplexed Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)

www.DataSheet4U.com

Figure 5-7. Multiplexed Bus Write Timing (Bus Size: 8 Bits)











Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)

Figure 5-14. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)



www.DataSheet4U.com

6.1 Overview


The following clock generation functions are available.

- O Main clock oscillator
 - In clock-through mode
 - fx = 2.5 to 10 MHz (fxx = 2.5 to 10 MHz)
 - In PLL mode
 - fx = 2.5 to 5 MHz (fxx = 10 to 20 MHz)
- O Subclock oscillator
 - fxt = 32.768 kHz
- O Multiply (×4/×8) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
- O Internal oscillator
 - fr = 200 kHz (TYP.)
- O Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency

- fxx: Main clock frequency
- fxT: Subclock frequency
- fR: Internal oscillation clock frequency

6.2 Configuration





(1) Main clock oscillator

The main resonator oscillates the following frequencies (fx).

www.DataSheet4U.com

• In clock-through mode

fx = 2.5 to 10 MHz

In PLL mode
 fx = 2.5 to 5 MHz

(2) Subclock oscillator

The sub-resonator oscillates a frequency of 32.768 kHz (fxr).

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

(4) Internal oscillator

Oscillates a frequency (fR) of 200 kHz (TYP.).

(5) Prescaler 1

This prescaler generates the clock (fxx to fxx/1,024) to be supplied to the following on-chip peripheral functions: TMP0 to TMP5, TMQ0, TMM0, CSIB0 to CSIB4, UARTA0 to UARTA2, I²C00 to I²C02, ADC, and WDT2

(6) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPU) and internal system clock (fcLK).

fclk is the clock supplied to the INTC, ROM, and RAM blocks, and can be output from the CLKOUT pin.

(7) Prescaler 3

This circuit divides the clock generated by the main clock oscillator (fx) to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, see CHAPTER 10 WATCH TIMER FUNCTIONS.

(8) PLL

This circuit multiplies the clock generated by the main clock oscillator (fx) by 4 or 8.

It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit.

Whether the clock is multiplied by 4 or 8 is selected by the CKC.CKDIV0 bit, and PLL is started or stopped by the PLLCTL.PLLON bit.

6.3 Registers

www.DataSheet4U.com

(1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (see **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 03H.

	7	<6>	5	<4>	<3>	2	1	0	
PCC	FRC	MCK	MFRC	CLS ^{Note}	СКЗ	CK2	CK1	CK0	
	FRC		Use	of subcloc	k on-chip i	eedback re	sistor		
	0	Used							
	1	Not used							
	МСК			Main clo	ock oscilla	tor control			
	0	Oscillatio	n enabled						
	1	Oscillatio	n stopped						
	CPU cle • Before operatin • When the clear (0 before s	ock has been setting the ng with the he main clo) the MCK	en changed MCK bit fro main clock ock is stopp bit and sec ne CPU clo	d to the sub om 0 to 1, s ed and the sure the osc	clock. top the on device is cillation sta	es not stop. -chip periph operating w bilization tir or operating	ieral function ith the sub ne by softw	ons clock, vare	
	MFRC		Use	of main clo	ck on-chip	feedback re	esistor		
	0	Used							
	1	Not used							
	CLS ^{Note}			Status	of CPU cle	ock (fcpu)			
	0	Main cloc	k operatior			. ,			
	1	Subclock	operation						
	СКЗ	CK2	CK1	CK0		Clock select	tion (fclk/fc	>U)	1
	0	0	0	0	fxx				I
	0	0	0	1	fxx/2				I
	0	0	1	0	fxx/4				
	0	0	1	1	fxx/8				1
	0	1	0	0	fxx/16				1
	0	1	0	1	fxx/32				
	0	1	1	×	-	prohibited			I
	1	×	×	×	fхт				
e CLS bit is 1. Do n e			ll clock ('by using	the CK	3 to CK0	bits) wh	ile CLKO	UT is be

Remark ×: don't care

(a) Example of setting main clock operation → subclock operation	operation	peration \rightarrow subclock	ain clock	a main	ple of setting	Exam	(a)
--	-----------	---------------------------------	-----------	--------	----------------	------	-----

<1>	CK3 bit \leftarrow 1:	Use of a bit manipulation instruction is recommended. Do not change the CK2
		to CK0 bits.
<2>	Subclock operation:	Read the CLS bit to check if subclock operation has started. It takes the
		following time after the CK3 bit is set until subclock operation is started.
		Max.: 1/fxt (1/subclock frequency)
<3>	MCK bit \leftarrow 1:	Set the MCK bit to 1 only when stopping the main clock.

- Cautions 1. When stopping the main clock, stop the PLL. Also stop the operations of the on-chip peripheral functions operating with the main clock.
 - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode. Internal system clock (fcLk) > Subclock (fxr: 32.768 kHz) × 4
- **Remark** Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

THE SUTURION	example
[Description	o

	_DMA_DISAB	LE:	
	clrl	0, DCHCn[r0]	DMA operation disabled. $n = 0$ to 3
<1>	_SET_SUB_R	UN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN	CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit \leftarrow 1, main clock is stopped.
	_DMA_ENABL	Ε:	
	setl	0, DCHCn[r0]	DMA operation enabled. $n = 0$ to 3

Remark The description above is simply an example. Note that in <2> above, the CLS bit is read in a closed loop.

(b) Example of setting subclock operation \rightarrow main clock operation

www.DataSheet4U.com

- <1> MCK bit \leftarrow 1: Main clock starts oscillating
- <2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
- <3> CK3 bit \leftarrow 1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

Caution Enable operation of the on-chip peripheral functions operating with the main clock only after the oscillation of the main clock stabilizes. If their operations are enabled before the lapse of the oscillation stabilization time, a malfunction may occur.

```
[Description example]
```


	_DMA_DISAB	LE:	
	clrl	0, DCHCn[r0]	DMA operation disabled. $n = 0$ to 3
<1>	_START_MAI	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating.
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time.
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	cmp	r0, r11	
	bne	_WAIT_OST	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts.
	bnz	_CHECK_CLS	
	_DMA_ENABLI	Ξ:	
	setl	0, DCHCn[r0]	DMA operation enabled. n = 0 to 3

Remark The description above is simply an example. Note that in <4> above, the CLS bit is read in a closed loop.

(2) Internal oscillation mode register (RCM)

The RCM register is an 8-bit register that sets the operation mode of the internal oscillator. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.



occurs during oscillation stabilization) even when the RSTOP bit is set to 1. At this time, the RSTOP bit remains being set to 1.

(3) CPU operation clock status register (CCLS)

The CCLS register indicates the status of the CPU operation clock. This register is read-only, in 8-bit or 1-bit units. Reset input clears this register to 00H.

	/ 	6	5	4	3	2	1	0
CCLS	0	0	0	0	0	0	0	CCLSF
	CCLSF			CPU op	eration cloc	k status		
	0	Operating) on main cl	lock (fx) or	subclock (f	кт).		
	1	Operating) on interna	l oscillation	clock (fR).			

6.4 Operation

www.DataSheet4U.com

6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and	PCC Register											
Operation Status		CLK Bi	t = 0, MCK	Bit = 0		Bit = 1, Bit = 0	CLS Bit = 1, MCK Bit = 1					
Target Clock	During Reset	During Oscillation Stabilization Time Count	HALT Mode	IDLE1, IDLE2 Mode	STOP Mode	Subclock Mode	Sub-IDLE Mode	Subclock Mode	Sub-IDLE Mode			
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×			
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0			
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×			
Internal system clock (fcLK)	×	×	0	×	×	0	×	0	×			
Main clock (in PLL mode, fxx)	×	O ^{Note}	0	×	×	0	0	×	×			
Peripheral clock (fxx to fxx/1,024)	×	×	0	×	×	0	×	×	×			
WT clock (main)	×	0	0	0	×	0	0	×	×			
WT clock (sub)	0	0	0	0	0	0	0	0	0			
WDT2 clock (internal oscillation)	×	0	0	0	0	0	0	0	0			
WDT2 clock (main)	×	×	0	×	×	0	×	×	×			
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0			

Table 6-1. Operation Status of Each Clock

Note Lockup time

Remark O: Operable

×: Stopped

6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the CLKOUT pin is in the port mode (PCM1 pin: input mode) after reset and until it is set in the output mode. Therefore, the status of the pin is Hi-Z.

6.5 PLL Function

6.5.1 Overview

In the V850ES/JG2, an operating clock that is 4 or 8 times higher than the oscillation frequency output by the PLL function or the clock-through mode can be selected as the operating clock of the CPU and on-chip peripheral functions.

When PLL function is used:Input clock = 2.5 to 5 MHz (output: 10 to 20 MHz)Clock-through mode:Input clock = 2.5 to 10 MHz (output: 2.5 to 10 MHz)

6.5.2 Registers

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the PLL function. This register can be read or written in 8-bit or 1-bit units. Reset input sets this register to 01H.

PLLCTL	7	6 0	5 0	4	3	2	<1> SELPLL	<0> PLLON		
	PLLON			PLL ope	eration stop	register				
	0	PLL stopp	bed							
	1	PLL opera (After PLL	Ũ	tarts, a locki	up time is ree	quired for	frequency sta	abilization)		
		1								
	SELPLL		CF	PU operatio	n clock sel	ection reg	jister			
	0	Clock-thro	ough mode							
	1	1 PLL mode								

(unlocked), "0" is written to the SELPLL bit if data is written to it.

(2) Clock control register (CKC)

The CKC register is a special register. Data can be written to this register only in a combination of specific sequence (see **3.4.7 Special registers**).

The CKC register controls the internal system clock in the PLL mode.

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 0AH.

	After res	set: 0AH	R/W	Address:	FFFFF822	2H					
		7	6	5	4	3	2	1	0		
	СКС	0	0	0	0	1	0	1	CKDIV0		
		CKDIV0		Internal s	system clo	ck (fxx) in P	LL mode				
		0	$fxx = 4 \times 1$	fx (fx = 2.5 to	o 5.0 MHz)	1					
	1 $f_{XX} = 8 \times f_X (f_X = 2.5 \text{ MHz})$										
Cautions		e changin	ig the m		on factor	between		by usin	g the CKC	e register, set	
			•	d 1 to "1"			4 and 2	to "0".			
	Both the C divided by		•	pheral cloo	ck are div	rided by th	ne CKC r	egister, t	out only the	CPU clock is	

(3) Lock register (LOCKR)

Phase lock occurs at a given frequency following power application or immediately after the STOP mode is released, and the time required for stabilization is the lockup time (frequency stabilization time). This state until stabilization is called the lockup status, and the stabilized state is called the locked status.

The LOCKR register includes a LOCK bit that reflects the PLL frequency stabilization status.

This register is read-only, in 8-bit or 1-bit units.

Reset input clears this register to 00H.


After res	et: 00H	R A	ddress: FF	FFF824H										
	7	6	5	4	3	2	1	<0>						
LOCKR	0	0	0	0	0	0	0	LOCK						
	LOCK		PLL lock status check											
	0	Locked st	atus											
	1	Unlocked	status											
Caution The LOCK register does not reflect the lock status of the PLL in real time. The set/clear conditions are as follows.														
 [Set conditions] Upon system reset^{Note} In IDLE2 or STOP mode Upon setting of PLL stop (clearing of PLLCTL.PLLON bit to 0) Upon stopping main clock and using CPU with subclock (setting of PCC.CK3 bit to 1 and setting of PCC.MCK bit to 1) 														
Note This regist oscillation		-			to 00H a	fter the re	eset has	been relea	sed and the					
 [Clear conditions] Upon overflow of (3) Oscillation s Upon oscillation s when the STOP n Upon PLL lockup from 0 to 1 After the setup tir when the IDLE2 n 	tabilization stabilization node was time time time time	on time s on timer set in the er overflov ed upon re	elect regis overflow (1 PLL opera v (time set elease of t	ster (OST time set t ating statu t by PLLS the IDLE2	S))) by OSTS is register)	register) when the	following) STOP m	ode release, it is changed					

(4) PLL lockup time specification register (PLLS)

The PLLS register is an 8-bit register used to select the PLL lockup time when the PLLCTL.PLLON bit is changed from 0 to 1.

This register can be read or written in 8-bit units.

Reset input sets this register to 03H.



6.5.3 Usage

(1) When PLL is used

- After the reset signal has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To enable PLL operation, first set the PLLON bit to 1, and then set the SELPLL bit to 1 after the LOCKR.LOCK bit = 0. To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).
- The PLL stops during transition to the IDLE2 or STOP mode regardless of the setting and is restored from the IDLE2 or STOP mode to the status before transition. The time required for restoration is as follows.
 - (a) When transiting to the IDLE2 or STOP mode from the clock through mode
 - STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
 - IDLE2 mode: Set the OSTS register so that the setup time is $350 \,\mu s$ (min.) or longer.
 - (b) When transiting to the IDLE 2 or STOP mode while remaining in the PLL operation mode
 - STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
 - IDLE2 mode: Set the OSTS register so that the setup time is 800 μ s (min.) or longer.

When transiting to the IDLE1 mode, the PLL does not stop. Stop the PLL if necessary.

(2) When PLL is not used

 The clock-through mode (SELPLL bit = 0) is selected after the reset signal has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).

CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter.

The V850ES/JG2 has six timer/event counter channels, TMP0 to TMP5.

7.1 Overview

An outline of TMPn is shown below.

Clock selection:	8 ways
 Capture/trigger input pins: 	2
 External event count input pins: 	1
 External trigger input pins: 	1
Timer/counters:	1
Capture/compare registers:	2
• Capture/compare match interrupt request signals:	2
Timer output pins:	2

Remark n = 0 to 5

7.2 Functions

TMPn has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

Remark n = 0 to 5

7.3 Configuration

www.DataSheet4U.com


TMPn includes the following hardware.

Item	Configuration
Timer register	16-bit counter
Registers	TMPn capture/compare registers 0, 1 (TPnCCR0, TPnCCR1) TMPn counter read buffer register (TPnCNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIPn0 ^{Note 1} , TIPn1 pins)
Timer outputs	2 (TOPn0, TOPn1 pins)
Control registers ^{Note 2}	TMPn control registers 0, 1 (TPnCTL0, TPnCTL1) TMPn I/O control registers 0 to 2 (TPnIOC0 to TPnIOC2) TMPn option register 0 (TPnOPT0)

- **Notes 1.** The TIPn0 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.
 - 2. When using the functions of the TIPn0, TIPn1, TOPn0, and TOPn1 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.

Remark n = 0 to 5





(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TPnCNT register.

When the TPnCTL0.TPnCE bit = 0, the value of the 16-bit counter is FFFFH. If the TPnCNT register is read at this time, 0000H is read.

Reset input clears the TPnCE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TPnCCR0 register is used as a compare register, the value written to the TPnCCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTPnCC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TPnCCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TPnCCR1 register is used as a compare register, the value written to the TPnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TPnCCR1 register is cleared to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIPn0 and TIPn1 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TPnIOC1 and TPnIOC2 registers.

(5) Output controller

This circuit controls the output of the TOPn0 and TOPn1 pins. The output controller is controlled by the TPnIOC0 register.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

7.4 Registers

www.DataSheet4U.com

The registers that control TMPn are as follows.

- TMPn control register 0 (TPnCTL0)
- TMPn control register 1 (TPnCTL1)
- TMPn I/O control register 0 (TPnIOC0)
- TMPn I/O control register 1 (TPnIOC1)
- TMPn I/O control register 2 (TPnIOC2)
- TMPn option register 0 (TPnOPT0)
- TMPn capture/compare register 0 (TPnCCR0)
- TMPn capture/compare register 1 (TPnCCR1)
- TMPn counter read buffer register (TPnCNT)

Remarks 1. When using the functions of the TIPn0, TIPn1,TOPn0, and TOPn1 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.

2. n = 0 to 5

(1) TMPn control register 0 (TPnCTL0)

The TPnCTL0 register is an 8-bit register that controls the operation of TMPn. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

The same value can always be written to the TPnCTL0 register by software.

After res	et: 00H	R/W	Address:	TPOCTLO) FFFFF	590H, TP1C	TL0 FFFF	F5A0H,
				TP2CTLC) FFFFF	5B0H, TP30	CTL0 FFFF	F5C0H,
				TP4CTLC) FFFFF	5D0H, TP50	CTL0 FFFF	F5E0H
	<7>	6	5	4	3	2	1	0
TPnCTL0	TPnCE	0	0	0	0	TPnCKS2	2 TPnCKS1	TPnCKS0
(n = 0 to 5)								
	TPnCE			TMPn	operatior	n control		
	0	TMPn ope	eration disat	oled (TMPr	n reset as	synchronous	sly ^{Note}).	
	1	TMPn ope	eration enab	led. TMP	n operatio	on started.		
	TPnCKS2	TPnCKS1	TPnCKS0		Interna	l count cloc	k selection	
			ľ	n	= 0, 2, 4		n = 1, 3	, 5
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/8				
	1	0	0	fxx/16				
	1	0	1	fxx/32				
	1	1	0	fxx/64		f>	x/256	
	1	1	1	fxx/128		f>	x/512	
		1. Set ti Whei	heTPnCK n the val	S2 to TP ue of th	nCKS0 I ne TPnC	bits when CE bit is	the TPnC changed multaneou	E bit = 0. from 0

(2) TMPn control register 1 (TPnCTL1)

The TPnCTL1 register is an 8-bit register that controls the operation of TMPn. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

	eset: 00H	R/W				91H, TP1CTL 31H, TP3CTL		<i>.</i>					
						01H, TP5CTI		-					
		_											
TPnCTL1	7	<6> TPnEST	<5> TPnEEE	4	3	2 TPnMD2	1 TPnMD1	0 TPnMD0	7				
(n = 0 to 5)	0	TPHEST	IPHEEE	0	0	TPNMD2	TPNINDT	TPNNDU]				
(1 = 0 10 3)	TPnEST	Software trigger control											
	0												
	1	 In one-s 	Generate a valid signal for external trigger input. In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TPnEST bit as the trigger. In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TPnEST bit as the trigger.										
		TPnEEE Count clock selection											
	TPnEEE 0		peration wit	h external	event co	unt input.	e TPnCTI	0.TPnCK0	1				
	1	to TPnCK Enable or	Perform counting with the count clock selected by the TPnCTL0.TPnCK0 o TPnCK2 bits.) Enable operation with external event count input.										
		(Perform counting at the valid edge of the external event count input signal.)											
	The TPnEEE bit selects whether counting is performed with the internal count clock or the valid edge of the external event count input.												
	TPnMD2		_		Tir	ner mode sel	ection		-				
	0	0	0		timer mo				_				
	0	0	1			unt mode			_				
	0	1	0		00 1	ulse output n	node		_				
	0	1	1			utput mode			_				
	1	0	0		utput mod				-				
	1	0	1 0		nning time		do		-				
	1	1	0		prohibited	surement mo	ue		-				

(3) TMPn I/O control register 0 (TPnIOC0)

The TPnIOC0 register is an 8-bit register that controls the timer output (TOPn0, TOPn1 pins). This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

Г

After re	After reset: 00H			R/W Address: TP0IOC0 FFFF592H, TP1IOC0 FFFFF5A2H, TP2IOC0 FFFFF5B2H, TP3IOC0 FFFFF5C2H, TP4IOC0 FFFFF5D2H, TP5IOC0 FFFFF5E2H								
	_	0	-									
TPnIOC0	7	6 0	5	4	3 TPnOL1	<2> TPnOE1	1 TPnOL0	<0> TPnOE0				
(n = 0 to 5)												
	TPnOL1			TOPn1 pi	n output lev	el setting						
	0	TOPn1 p	oin output ir	nversion dis	abled							
	1	TOPn1 p	oin output ir	nversion en	abled							
	TPnOE1			TOPn1	pin output	setting						
	0	When T	put disable PnOL1 bit PnOL1 bit	= 0: Low le								
	1	Timer ou	Timer output enabled (a square wave is output from the TOPn1 pin).									
	TPnOL0	TOPn0 pin output level setting										
	0	TOPn0 pin output inversion disabled										
	1	TOPn0 pin output inversion enabled										
	TPnOE0	PnOE0 TOPn0 pin output setting										
	0	Timer output disabled • When TPnOL0 bit = 0: Low level is output from the TOPn0 pin • When TPnOL0 bit = 1: High level is output from the TOPn0 pin										
	1	Timer ou	tput enable	d (a square	wave is o	utput from	the TOPn0	pin).				
	Cautions	when writt mist set t 2. Ever and	n the TPn en when akenly pe he bits ag n if the T	CTL0.TP the TP erformed, gain. PnOLm t	nCE bit = nCE bit clear the bit is mar	0. (The s = 1.) e TPnCE	same valu If rewrit bit to 0 when th	OE0 bits ue can be ting was and then e TPnCE vel varies				

1

(4) TMPn I/O control register 1 (TPnIOC1)

The TPnIOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIPn0, TIPn1 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After re	eset: 00H	R/W	Address:	TP0IOC1	FFFFF59	3H, TP1IC	C1 FFFF	F5A3H,
				TP2IOC1	FFFFF5E	взн, трзіс	DC1 FFFF	F5C3H,
				TP4IOC1	FFFFF5D	03H, TP5IC	DC1 FFFF	F5E3H
	7	6	5	4	3	2	1	0
TPnIOC1	0	0	0	0	TPnIS3	TPnIS2	TPnIS1	TPnIS0
(n = 0 to 5)								
	TPnIS3	TPnIS2	Capture	e trigger inp	out signal (⁻	TIPn1 pin)	valid edge	setting
	0	0	No edge	detection (c	apture ope	eration inva	alid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
	TPnIS1	TPnIS0	Capture	e trigger inp	out signal (TIPn0 pin)	valid edge	setting
	0	0	No edge	detection (c	apture ope	eration inva	alid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
	Cautions	TPn(when perfo again	CTL0.TPn n the TP ormed, cle	CE bit = nCE bit ear the T	0. (The s = 1.) If PnCE bit	same val rewriting to 0 and	ue can b g was m I then se	istakenly t the bite
		runn mod	ing time e. In all sible.	r mode a	nd the p	pulse wi	dth mea	suremen

(5) TMPn I/O control register 2 (TPnIOC2)

The TPnIOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIPn0 pin) and external trigger input signal (TIPn0 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After res	set: 00H	R/W	Address:	TP0IOC	2 FFFFF59	4H, TP1IO	C2 FI	FFFF5	A4H,
				TP2IOC	2 FFFFF5B	4H, TP3IO	C2 F	FFFF5	C4H,
				TP4IOC	2 FFFFF5D	4H, TP5IC	C2 F	FFFF5	E4H
	7	6	5	4	3	2	1		0
TPnIOC2	0	0	0	0	TPnEES1	TPnEES0	TPnE	TS1 T	PnETSC
(n = 0 to 5)				•				I	
	TPnEES1	TPnEES0	External e	event coun	t input signa	(TIPn0 pi	n) vali	d edge	setting
	0	0	No edge	detection	(external eve	nt count in	valid)		
	0	1	Detection	of rising e	edge				
	1	0	Detection	of falling	edge				
	1	1	Detection	of both e	dges				
	TPnETS1	TPnETS0	Externa	al trigger ir	nput signal (T	IPn0 pin)	valid e	edge se	etting
	0	0	No edge	detection	(external trig	ger invalid))		
	0	1	Detection	of rising e	edge				
	0 1	1 0		of rising on of falling	-				
	1	0	Detection Detection	of falling	edge dges				
	1	0 1 1. Rewn bits can 1 mista set ti 2. The TPn(coun	Detection Detection rite the T when the be written akenly pe he bits ag TPnEES1 CTL1.TPn	PnEES1 PnEES1 TPnCT TPnCT n when erformed gain. I and TF nEEE bit TPnCTL	edge	bit = 0. bit = 1.) TPnCE s are val when th	(The If re bit to id or e ext	same ewritin o 0 an nly wh ternal	e value ng was nd then nen the l event

(6) TMPn option register 0 (TPnOPT0)

The TPnOPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

After reset: 00H R/W Address: TP0OPT0 FFFF595H, TP1OPT0 FFFF5A5H, TP2OPT0 FFFF5B5H, TP3OPT0 FFFFF5C5H, TP4OPT0 FFFF5D5H, TP5OPT0 FFFF5E5H 6 5 4 3 2 7 1 <0> **TPnOPT0** TPnCCS1 TPnCCS0 0 TPnOVF 0 0 0 0 (n = 0 to 5)TPnCCS1 TPnCCR1 register capture/compare selection 0 Compare register selected 1 Capture register selected The TPnCCS1 bit setting is valid only in the free-running timer mode. TPnCCS0 TPnCCR0 register capture/compare selection 0 Compare register selected 1 Capture register selected The TPnCCS0 bit setting is valid only in the free-running timer mode. TPnOVF TMPn overflow detection flag Set (1) Overflow occurred Reset (0) TPnOVF bit 0 written or TPnCTL0.TPnCE bit = 0 • The TPnOVF bit is reset when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode. • An interrupt request signal (INTTPnOV) is generated at the same time that the TPnOVF bit is set to 1. The INTTPnOV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode. • The TPnOVF bit is not cleared even when the TPnOVF bit or the TPnOPT0 register are read when the TPnOVF bit = 1. • The TPnOVF bit can be both read and written, but the TPnOVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMPn. Cautions 1. Rewrite the TPnCCS1 and TPnCCS0 bits when the TPnCE bit = 0. (The same value can be written when the TPnCE bit = 1.) If rewriting was mistakenly performed, clear the TPnCE bit to 0 and then set the bits again. 2. Be sure to clear bits 1 to 3, 6, and 7 to "0".

(7) TMPn capture/compare register 0 (TPnCCR0)

The TPnCCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TPnOPT0.TPnCCS0 bit. In the pulse width measurement mode, the TPnCCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TPnCCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TPnCCR0 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

When the CPU operates with the internal oscillation clock

TP2CCR0 FFFF5566H, TP3CCR0 FFFF5C6H, TP4CCR0 FFFF5506H, TP5CCR0 FFFF5E6H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TPnCCR0	After res	set: 0)000H	I F	R/W	Ad	dress						,				,
TPnCCR0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TPnCCR0																

(a) Function as compare register

The TPnCCR0 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.

www.DataSheet4U.com

The set value of the TPnCCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTPnCC0) is generated. If TOPn0 pin output is enabled at this time, the output of the TOPn0 pin is inverted.

When the TPnCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TPnCCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TPnCCR0 register if the valid edge of the capture trigger input pin (TIPn0 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TPnCCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIPn0) is detected.

Even if the capture operation and reading the TPnCCR0 register conflict, the correct value of the TPnCCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	-

Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMPn capture/compare register 1 (TPnCCR1)

The TPnCCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TPnOPT0.TPnCCS1 bit. In the pulse width measurement mode, the TPnCCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TPnCCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TPnCCR1 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

When the CPU operates with the internal oscillation clock

After res	set: 0	000H	I F	R/W	Ad	dress:	г	POCO	CR1 F	FFFF	598⊦	, TP1	CCR	1 FFF	FF5A	\8H,
							Т	P2C0	CR1 F	FFFF	5B8H	I, TP3	BCCR	1 FFF	FF50	C8H,
							Т	P4C0	CR1 F	FFFF	5D8H	I, TP5	5CCR	1 FFF	FF5	E8H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPnCCR1																
(n = 0 to 5)																

(a) Function as compare register

The TPnCCR1 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.

www.DataSheet4U.com

The set value of the TPnCCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated. If TOPn1 pin output is enabled at this time, the output of the TOPn1 pin is inverted.

(b) Function as capture register

When the TPnCCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TPnCCR1 register if the valid edge of the capture trigger input pin (TIPn1 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TPnCCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIPn1) is detected.

Even if the capture operation and reading the TPnCCR1 register conflict, the correct value of the TPnCCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMPn counter read buffer register (TPnCNT)

www.DataSheet4U.com

The TPnCNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TPnCTL0.TPnCE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TPnCNT register is cleared to 0000H when the TPnCE bit = 0. If the TPnCNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TPnCNT register is cleared to 0000H after reset, as the TPnCE bit is cleared to 0.

Caution Accessing the TPnCNT register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After re	set: 0	000H	F	3	Addre	ess:	TP	OCNT	FFF	F594	АН, ТР	P1CN	T FFF	FF5/	۹AH,	
							TP2	2CNT	FFFF	F5B/	AH, TI	P3CN	T FFI	FF5	CAH,	
							TP4	4CNT	FFFF	F5D	AH, T	P5CN	IT FF	FFF5	EAH	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPnCNT																
(n = 0 to 5)																

7.5 Operation

www.DataSheet4U.com

TMPn can perform the following operations.

Operation	TPnCTL1.TPnEST Bit (Software Trigger Bit)	TIPn0 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode ^{Note 2}	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

- **Notes 1.** To use the external event count mode, specify that the valid edge of the TIPn0 pin capture trigger input is not detected (by clearing the TPnIOC1.TPnIS1 and TPnIOC1.TPnIS0 bits to "00").
 - 2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TPnCTL1.TPnEEE bit to 0).

Remark n = 0 to 5

7.5.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTPnCC0) is generated at the specified interval if the TPnCTL0.TPnCE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOPn0 pin.

Usually, the TPnCCR1 register is not used in the interval timer mode.



Figure 7-2. Configuration of Interval Timer





Figure 7-3. Basic Timing of Operation in Interval Timer Mode



When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOPn0 pin is inverted. Additionally, the set value of the TPnCCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOPn0 pin is inverted, and a compare match interrupt request signal (INTTPnCC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TPnCCR0 register + 1) \times Count clock cycle

Remark n = 0 to 5







Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)



(1) Interval timer mode operation flow




Figure 7-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing

(a) Operation if TPnCCR0 register is set to 0000H


If the TPnCCR0 register is set to 0000H, the INTTPnCC0 signal is generated at each count clock of the second clock or later, and the output of the TOPn0 pin is inverted.

The value of the 16-bit counter is always 0000H.

Count clock	
16-bit counter	FFFFH X 0000H X 0000H X 0000H
TPnCE bit	
TPnCCR0 register	0000H
TOPn0 pin output	
INTTPnCC0 signal	
	Interval time Count clock cycle
Remark n = 0 to	5

(b) Operation if TPnCCR0 register is set to FFFFH


If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTPnCC0 signal is generated and the output of the TOPn0 pin is inverted. At this time, an overflow interrupt request signal (INTTPnOV) is not generated, nor is the overflow flag (TPnOPT0.TPnOVF bit) set to 1.



(c) Notes on rewriting TPnCCR0 register

To change the value of the TPnCCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TPnCCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPnCC0 signal is generated and the output of the TOPn0 pin is inverted.

Therefore, the INTTPnCC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count clock cycle$ " or " $(D_2 + 1) \times Count clock cycle$ " originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count clock period$ ".

(d) Operation of TPnCCR1 register




Figure 7-6. Configuration of TPnCCR1 Register

If the set value of the TPnCCR1 register is less than the set value of the TPnCCR0 register, the INTTPnCC1 signal is generated once per cycle. At the same time, the output of the TOPn1 pin is inverted. The TOPn1 pin outputs a square wave with the same cycle as that output by the TOPn0 pin.




Figure 7-7. Timing Chart When $D_{01} \ge D_{11}$

If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the count value of the 16-bit counter does not match the value of the TPnCCR1 register. Consequently, the INTTPnCC1 signal is not generated, nor is the output of the TOPn1 pin changed.





Figure 7-8. Timing Chart When Do1 < D11

7.5.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TPnCTL0.TPnCE bit is set to 1, and an interrupt request signal (INTTPnCC0) is generated each time the specified number of edges have been counted. The TOPn0 pin cannot be used.

Usually, the TPnCCR1 register is not used in the external event count mode.








Figure 7-10. Basic Timing in External Event Count Mode

When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TPnCCR0⁴⁰ register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTPnCC0) is generated.

The INTTPnCC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TPnCCR0 register + 1) times.



-	TPnCE					TPnCKS2	TPnCKS1	TPnCKS)
PnCTL0	0/1	0	0	0	0	0	0	0	
									0: Stop counting
									1: Enable counting
(b) TI	IPn cont	rol regist	or 1 (TPn						
(6) 11		ionegisi							
		TPnEST	TPnEEE			TPnMD2	TPnMD1	TPnMD0	
PnCTL1	0	0	0	0	0	0	0	1	
									0, 0, 1:
									External event count mode
(c) TN	/IPn I/O c	ontrol reg	gister 0 (1	TPnIOC0)				
(c) TN	/IPn I/O c	ontrol re	gister 0 (1	[PnIOC0	-	TPnOF1	TPnOI 0	TPnOF0	
r					TPnOL1	-	TPnOL0	TPnOE0	l
(c) TN PnIOC0 [/IPn I/O c 0	ontrol reg	gister 0 (7 0	TPnIOC0	-	TPnOE1	TPnOL0 0	0	0: Disable TOPn0 pin outc
r					TPnOL1	-		0	
r					TPnOL1	-		0	0: Disable TOPn0 pin outp 0: Disable TOPn1 pin outp
PnIOC0	0		0	0	TPnOL1	-		0	
PnIOC0	0	0	0	0	TPnOL1 0	0	0	0	0: Disable TOPn1 pin outp
PnIOC0 [(d) TN	0 /IPn I/O c	0 Pontrol reg	0 gister 2 (1	0 FPnIOC2	TPnOL1 0) TPnEES1	0 TPnEES0	0 TPnETS1	0 TPnETS0	0: Disable TOPn1 pin outp
PnIOC0	0	0	0	0	TPnOL1 0	0	0	0	0: Disable TOPn1 pin outp
PnIOC0 [(d) TN	0 /IPn I/O c	0 Pontrol reg	0 gister 2 (1	0 FPnIOC2	TPnOL1 0) TPnEES1	0 TPnEES0	0 TPnETS1	0 TPnETS0	0: Disable TOPn1 pin outp
PnIOC0 [(d) TN	0 /IPn I/O c	0 Pontrol reg	0 gister 2 (1	0 FPnIOC2	TPnOL1 0) TPnEES1	0 TPnEES0	0 TPnETS1	0 TPnETS0	0: Disable TOPn1 pin outp
PnIOC0 [(d) TN	0 /IPn I/O c	0 Pontrol reg	0 gister 2 (1	0 FPnIOC2	TPnOL1 0) TPnEES1	0 TPnEES0	0 TPnETS1	0 TPnETS0	0: Disable TOPn1 pin outp

Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

(f) TMPn capture/compare register 0 (TPnCCR0)

If D_0 is set to the TPnCCR0 register, the counter is cleared and a compare match interrupt request signal (INTTPnCC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TMPn capture/compare register 1 (TPnCCR1)

Usually, the TPnCCR1 register is not used in the external event count mode. However, the set value of the TPnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TPnCCMK1).

Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not used in the external event count mode.

2. n = 0 to 5

(1) External event count mode operation flow




Figure 7-12. Flow of Software Processing in External Event Count Mode


(2) Operation timing in external event count mode

Cautions 1. In the external event count mode, do not set the TPnCCR0 register to 0000H.

2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits = 000, TPnCTL1.TPnEE bit = 1).

(a) Operation if TPnCCR0 register is set to FFFFH


If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTPnCC0 signal is generated. At this time, the TPnOPT0.TPnOVF bit is not set.



(b) Notes on rewriting the TPnCCR0 register

To change the value of the TPnCCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TPnCCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPnCC0 signal is generated.

Therefore, the INTTPnCC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(c) Operation of TPnCCR1 register

www.DataSheet4U.com




Figure 7-13. Configuration of TPnCCR1 Register

If the set value of the TPnCCR1 register is smaller than the set value of the TPnCCR0 register, the INTTPnCC1 signal is generated once per cycle.




Figure 7-14. Timing Chart When D₀₁ ≥ D₁₁

If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the INTTPnCC1 signal is not generated because the count value of the 16-bit counter and the value of the TPnCCR1 register do not match.






Figure 7-15. Timing Chart When Do1 < D11

7.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TPnCTL0.TPnCE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOPn1 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOPn0 pin.








Figure 7-17. Basic Timing in External Trigger Pulse Output Mode

www.DataSheet4U.com

16-bit timer/event counter P waits for a trigger when the TPnCE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOPn1 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOPn0 pin is inverted. The TOPn1 pin outputs a high-level regardless of the status (high/low) when a trigger occurs.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TPnCCR1 register) × Count clock cycle Cycle = (Set value of TPnCCR0 register + 1) × Count clock cycle Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)

The compare match request signal INTTPnCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TPnCTL1.TPnEST bit) to 1 is used as the trigger.

Remark n = 0 to 5, m = 0, 1

Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (1/2)




Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(d)	TMPn I/O	control r	egister 2	(TPnIOC	2)				
					TPnEES1	TPnEES0	TPnETS	1 TPnETSC	1
TPnIOC2	0	0	0	0	0/1	0/1	0/1	0/1]
									-
									Select valid edge of external trigger input
									Select valid edge of
									external event count input
(f)	The value TMPn ca If Do is se PWM way	pture/con et to the T	n pare reg PnCCR0	jisters 0 a register a	and 1 (TP	nCCR0 ai	nd TPnC	CR1)	cycle and active level of the
	Cycle =	(D ₀ + 1) >	< Count cl	lock cycle					
	Active I	evel width	$= D_1 \times C_0$	ount clock	cycle				
	Remarks	1. TMP	n I/O con	trol regist	er 1 (TPn	IOC1) an	d TMPn	option reg	gister 0 (TPnOPT0) are not

(1) Operation flow in external trigger pulse output mode

FFFH	
16-bit counter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
0000Н	
TPnCE bit	
External trigger input (TIPn0 pin input)	
TPnCCR0 register	D00 D01 D00
CCR0 buffer register	D ₀₀ D ₀₁ D ₀₀
INTTPnCC0 signal	
TOPn0 pin output (only when software trigger is used)	
TPnCCR1 register	D10 D11 D10
CCR1 buffer register	D10 D10 D11 D10
INTTPnCC1 signal	
TOPn1 pin output	
	<pre></pre>
Remark n = 0 to 5	

Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)





Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TPnCCR1 register last. Rewrite the TPnCCRm register after writing the TPnCCR1 register after the INTTPnCC0 signal is detected.



In order to transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TPnCCR0 register and then set the active level width to the TPnCCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write the same value to the TPnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has to be set.


After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts with writing the TPnCCRm register.

Remark n = 0 to 5m = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TPnCCR1 register to 0000H. If the set value of the TPnCCR0 register is FFFFH, the INTTPnCC1 signal is generated periodically.




To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register. If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.


Count clock			
16-bit counter			$D_0 - 1$ D_0 0000
TPnCE bit		, , ,	,
TPnCCR0 register	 		Do
TPnCCR1 register		D0 + 1	Do + 1
INTTPnCC0 signal		,	,
INTTPnCC1 signal		<u></u> 5	, <u> </u>
TOPn1 pin output		;)
Remark n	= 0 to 5		

(c) Conflict between trigger detection and match with TPnCCR1 register

If the trigger is detected immediately after the INTTPnCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOPn1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPnCC1 signal is generated, the INTTPnCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOPn1 pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with TPnCCR0 register

If the trigger is detected immediately after the INTTPnCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOPn1 pin is extended by time from generation of the INTTPnCC0 signal to trigger detection.



If the trigger is detected immediately before the INTTPnCC0 signal is generated, the INTTPnCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOPn1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTPnCC1)

The timing of generation of the INTTPnCC1 signal in the external trigger pulse output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.

Count clock	
16-bit counter	D1 - 1 D1 - 1 D1 D1 + 1 D1 + 2
TPnCCR1 register	D1
TOPn1 pin output	
INTTPnCC1 signal	
Remark n = 0 to	5


Usually, the INTTPnCC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOPn1 pin.

7.5.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TPnCTL0.TPnCE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOPn1 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOPn0 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).








Figure 7-21. Basic Timing in One-Shot Pulse Output Mode

www.DataSheet4U.com

When the TPnCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOPn1 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TPnCCR1 register) \times Count clock cycle Active level width = (Set value of TPnCCR0 register – Set value of TPnCCR1 register + 1) \times Count clock cycle

The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TPnCTL1.TPnEST bit) to 1 is used as the trigger.

Remark n = 0 to 5 m = 0, 1





Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/2)

Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)





(1) Operation flow in one-shot pulse output mode

www.DataSheet4U.com





Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode

(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TPnCCRm register

To change the set value of the TPnCCRm register to a smaller value, stop counting once, and then change the set value.

If the value of the TPnCCRm register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




When the TPnCCR0 register is rewritten from D_{00} to D_{01} and the TPnCCR1 register from D_{10} to D_{11} where $D_{00} > D_{01}$ and $D_{10} > D_{11}$, if the TPnCCR1 register is rewritten when the count value of the 16-bit counter is greater than D_{11} and less than D_{10} and if the TPnCCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{11} , the counter generates the INTTPnCC1 signal and asserts the TOPn1 pin. When the count value matches D_{01} , the counter generates the INTTPnCC0 signal, deasserts the TOPn1 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark n = 0 to 5 m = 0, 1

(b) Generation timing of compare match interrupt request signal (INTTPnCC1)

The generation timing of the INTTPnCC1 signal in the one-shot pulse output mode is different from other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.



Usually, the INTTPnCC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TPnCCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOPn1 pin.

Remark n = 0 to 5

7.5.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOPn1 pin when the TPnCTL0.TPnCE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOPn0 pin.





Figure 7-24. Configuration in PWM Output Mode





www.DataSheet4U.com

When the TPnCE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOPn1 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TPnCCR1 register) × Count clock cycle

Cycle = (Set value of TPnCCR0 register + 1) \times Count clock cycle

Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)

The PWM waveform can be changed by rewriting the TPnCCRm register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.

Remark n = 0 to 5, m = 0, 1




Figure 7-26. Setting of Registers in PWM Output Mode (1/2)

Figure 7-26. Register Setting in PWM Output Mode (2/2)

(d)	TMPn I/O	control r	egister 2	(TPnIOC	;2)				
	TPnEES1 TPnEES0 TPnETS1 TPnETS0								
TPnIOC2	0	0	0	0	0/1	0/1	0	0	
									- Select valid edge of external event count input.
(e)	TMPn counter read buffer register (TPnCNT) The value of the 16-bit counter can be read by reading the TPnCNT register.								
(f)	TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) If D ₀ is set to the TPnCCR0 register and D ₁ to the TPnCCR1 register, the cycle and active level of the PWM waveform are as follows.								
	Cycle = $(D_0 + 1) \times Count clock cycle$								
	Active le	evel width	$= D_1 \times C_0$	ount clock	c cycle				
	Remarks		in the PW	•		ilOC1) an	d TMPn	option re	gister 0 (TPnOPT0) are not

(1) Operation flow in PWM output mode




Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)





Figure 7-27. Software Processing Flow in PWM Output Mode (2/2)

(2) PWM output mode operation timing

www.DataSheet4U.com

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TPnCCR1 register last. Rewrite the TPnCCRm register after writing the TPnCCR1 register after the INTTPnCC1 signal is detected.



To transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TPnCCR0 register and then set the active level to the TPnCCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write the same value to the TPnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has to be set.


After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts with writing the TPnCCRm register.

Remark n = 0 to 5, m = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TPnCCR1 register to 0000H. If the set value of the TPnCCR0 register is FFFFH, the INTTPnCC1 signal is generated periodically.




To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register. If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.

Count clock					
16-bit counter		$\frac{1}{2}$ $D_{00} - 1$ D_{00} 0000 0001	$\sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i$		
TPnCE bit		, , , , ,	,		
TPnCCR0 register		Doo (Doo		
TPnCCR1 register	 D ₀₀ + 1	Doo + 1	Doo + 1		
INTTPnCC0 signal		,	,		
INTTPnCC1 signal	<u>`</u>	·	<u>}</u>		
TOPn1 pin output		; ;	<u>}</u>		
Remark $n = 0$ to 5					

(c) Generation timing of compare match interrupt request signal (INTTPnCC1)

The timing of generation of the INTTPnCC1 signal in the PWM output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.





Usually, the INTTPnCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOPn1 pin.

7.5.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit is set to 1. At this time, the TPnCCRm register can be used as a compare register or a capture register, depending on the setting of the TPnOPT0.TPnCCS0 and TPnOPT0.TPnCCS1 bits.





When the TPnCE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOPn0 and TOPn1 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TPnCCRm register, a compare match interrupt request signal (INTTPnCCm) is generated, and the output signal of the TOPnm pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TPnCCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is detected, the count value of the 16-bit counter is stored in the TPnCCRm register, and a capture interrupt request signal (INTTPnCCm) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.




Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)




Figure 7-31. Register Setting in Free-Running Timer Mode (1/2)

Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)

nIOC1 0 0 0 0 0 0/1 0/1 0/1 0/1 Select valid edge of TIPn0 pin input Select valid edge of TIPn1 pin input (e) TMPn I/O control register 2 (TPnIOC2) nIOC2 0 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF nOPT0 0 0 0/1 0/1 0 0 0/1 Coverflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR0 register functions as capture or compare regist						TPnIS3	TPnIS2	TPnIS1	TPnIS0	
(e) TMPn I/O control register 2 (TPnIOC2) TPnEES1 TPnEES0 TPnETS1 TPnETS0 MOC2 0 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF nOPT0 0 0 0/1 0/1 0 0 0/1 CVerflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	NOC1	0	0	0	0	0/1	0/1	0/1	0/1	
(e) TMPn I/O control register 2 (TPnIOC2) TPnEES1 TPnEES0 TPnETS1 TPnETS0 MOC2 0 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF nOPT0 0 0 0/1 0/1 0 0 0/1 CVerflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	•									
(e) TMPn I/O control register 2 (TPnIOC2) TPnEES1 TPnEES0 TPnETS1 TPnETS0 nIOC2 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF nOPT0 0 0 0/1 0/1 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as										
TPnEES1 TPnEES0 TPnETS1 TPnETS0 nIOC2 0 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF nOPT0 0 0 0/1 0/1 0 0 0 0/1 Coverflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as										
IOC2 0 0 0 0 0/1 0/1 0 0 Select valid edge of external event count input (f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF OPT0 0 0 0/1 0/1 0 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	(e) 1	TMPn I/O	control r	egister 2	(TPnIOC	2)				
(f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1 0 0/1	_					TPnEES1	TPnEES0	TPnETS1	TPnETSC	
(f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF NOPT0 0 0 0/1 0/1 0 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	IOC2	0	0	0	0	0/1	0/1	0	0	
(f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF NOPT0 0 0 0/1 0/1 0 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as										
(f) TMPn option register 0 (TPnOPT0) TPnCCS1 TPnCCS0 TPnOVF OPT0 0 0 0/1 0/1 0 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as						I				
TPnCCS1 TPnCCS0 TPnOVF OPT0 0 0/1 0/1 0 0 0/1 OPT0 0 0/1 0/1 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as Specifies if TPnCCR0 register functions as Specifies if TPnCCR0 register functions as Specifies if TPnCCR1 register functions as										
OPT0 0 0 0/1 0/1 0 0 0 0/1 Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	(f) 1	TMPn op	tion regis	ster 0 (TP	nOPT0)					
OPT0 0 0/1 0/1 0 0 0/1 Image: Comparison of the system of						_				_
Overflow flag Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as									-	7
Specifies if TPnCCR0 register functions as capture or compare regist Specifies if TPnCCR1 register functions as	OPTO	0	0	0/1	0/1	0	0	0	0/1	
register functions as capture or compare regist Specifies if TPnCCR1 register functions as										 Overflow flag
register functions as										
register functions as										Specifies if TPnCCR1
captule of compare regist										 register functions as
										capture or compare registe
				d buffer r			ading the	TPnCNT	register	
The value of the 16-bit counter can be read by reading the TPnCNT register.							eading the	TPnCNT	register.	
(h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)	۲	The value	of the 16	-bit counte	er can be	read by re	-		-	
	(h) 1	The value TMPn caj	of the 16 oture/con	-bit counte n pare reg	er can be	read by re and 1 (TPr	nCCR0 a	nd TPnCC	CR1)	ding on the setting of the
(h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)	ר (h) 1	The value TMPn caj These reg	of the 16 oture/con gisters fur	-bit counte npare reg nction as	er can be	read by re and 1 (TPr	nCCR0 a	nd TPnCC	CR1)	ding on the setting of the
(h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of the	ר (h) 1 ר ר	The value TMPn caj These reg TPnOPT0	of the 16 oture/con gisters fur .TPnCCS	-bit counte npare reg nction as Sm bit.	isters 0 a	read by re and 1 (TPr registers o	nCCR0 an	n d TPnCC re register	CR1) rs depend	
 (h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of the TPnOPT0.TPnCCSm bit. When the registers function as capture registers, they store the count value of the 16-bit counter when the valid edge input to the TIPnm pin is detected. 	ר (h) 1 ר י ג י ג י י י י	The value TMPn caj These reg TPnOPT0 When the the valid e	of the 16 oture/con gisters fur .TPnCCS registers edge input	-bit counte npare reg nction as im bit. function a t to the TIF	isters 0 a capture of as capture	read by re and 1 (TPr registers of e registers s detected	nCCR0 an or company , they sto	nd TPnCC re register re the cou	CR1) rs depend unt value	of the 16-bit counter wher
 (h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of th TPnOPT0.TPnCCSm bit. When the registers function as capture registers, they store the count value of the 16-bit counter whe the valid edge input to the TIPnm pin is detected. When the registers function as compare registers and when Dm is set to the TPnCCRm register, the 	ר (h) ד ר י ע י ע י ע	The value TMPn caj These reg TPnOPT0 When the the valid e When the	of the 16 oture/con gisters fur .TPnCCS registers edge input registers	-bit counter npare reg nction as or bit. function a t to the TIF function	isters 0 a capture of as capture Pnm pin is as compa	read by re and 1 (TPr registers of e registers s detected are registe	nCCR0 and or compar- , they sto ers and w	nd TPnCC re register re the cou hen Dm is	CR1) rs depend unt value s set to th	of the 16-bit counter when
 (h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of th TPnOPT0.TPnCCSm bit. When the registers function as capture registers, they store the count value of the 16-bit counter whe the valid edge input to the TIPnm pin is detected. When the registers function as compare registers and when Dm is set to the TPnCCRm register, th INTTPnCCm signal is generated when the counter reaches (Dm + 1), and the output signal of th 	(h) 1 (h) 1 1 1 V t V	The value These req TPnOPTO When the he valid e When the NTTPnCO	of the 16 oture/con gisters fur .TPnCCS registers edge input registers Cm signa	-bit counter npare reg Inction as im bit. function a it to the TIF function I is gener	isters 0 a capture of as capture Pnm pin is as compa	read by re and 1 (TPr registers of e registers s detected are registe	nCCR0 and or compar- , they sto ers and w	nd TPnCC re register re the cou hen Dm is	CR1) rs depend unt value s set to th	of the 16-bit counter when
 (h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of th TPnOPT0.TPnCCSm bit. When the registers function as capture registers, they store the count value of the 16-bit counter whe the valid edge input to the TIPnm pin is detected. When the registers function as compare registers and when Dm is set to the TPnCCRm register, the 	(h) 1 (h) 1 1 1 V t V	The value These req TPnOPTO When the he valid e When the NTTPnCO	of the 16 oture/con gisters fur .TPnCCS registers edge input registers Cm signa	-bit counter npare reg Inction as im bit. function a it to the TIF function I is gener	isters 0 a capture of as capture Pnm pin is as compa	read by re and 1 (TPr registers of e registers s detected are registe	nCCR0 and or compar- , they sto ers and w	nd TPnCC re register re the cou hen Dm is	CR1) rs depend unt value s set to th	of the 16-bit counter whe
 (h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers function as capture registers or compare registers depending on the setting of th TPnOPT0.TPnCCSm bit. When the registers function as capture registers, they store the count value of the 16-bit counter whe the valid edge input to the TIPnm pin is detected. When the registers function as compare registers and when Dm is set to the TPnCCRm register, th INTTPnCCm signal is generated when the counter reaches (Dm + 1), and the output signal of th 	ר (h) 1 ר י ע י ע ו י י י י י י י י י י י י י י י	The value These reg TPnOPTO When the he valid e When the NTTPnCO TOPnm p	of the 16 oture/con gisters fur .TPnCCS registers edge input registers Cm signa n is invert	-bit counter npare reg Inction as is bit. function a to the TIF function I is generated.	isters 0 a capture of as capture Pnm pin is as compa	read by re and 1 (TPr registers of e registers s detected are registe	nCCR0 and or compar- , they sto ers and w	nd TPnCC re register re the cou hen Dm is	CR1) rs depend unt value s set to th	of the 16-bit counter whe he TPnCCRm register, th

(1) Operation flow in free-running timer mode

www.DataSheet4U.com

(a) When using capture/compare register as compare register





Figure 7-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)





(b) When using capture/compare register as capture register

www.DataSheet4U.com





Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TPnCCRm register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTPnCCm signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TPnCCRm register must be re-set in the interrupt servicing that is executed when the INTTPnCCm signal is detected.

The set value for re-setting the TPnCCRm register can be calculated by the following expression, where "D_m" is the interval period.

Compare register default value: Dm - 1


Value set to compare register second and subsequent time: Previous set value + Dm

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

```
Remark n = 0 to 5
m = 0, 1
```

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TPnCCRm register used as a capture register, software processing is necessary for reading the capture register each time the INTTPnCCm signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TPnCCRm register in synchronization with the INTTPnCCm signal, and calculating the difference between the read value and the previously read value.

Remark n = 0 to 5m = 0, 1


(c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register. To accurately detect an overflow, read the TPnOVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TPnOVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPnOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow	Overflow
0 write signal	0 write signal
Overflow flag (TPnOVF bit)	Register Read Write
	Overflow flag (TPnOVF bit)
Remark n = 0 to 5	

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit is set to 1. Each time the valid edge input to the TIPnm pin has been detected, the count value of the 16-bit counter is stored in the TPnCCRm register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TPnCCRm register after a capture interrupt request signal (INTTPnCCm) occurs.

Select either the TIPn0 or TIPn1 pin as the capture trigger input pin. Specify "No edge detected" by using the TPnIOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIPn1 pin because the external clock is fixed to the TIPn0 pin. At this time, clear the TPnIOC1.TPnIS1 and TPnIOC1.TPnIS0 bits to 00 (capture trigger input (TIPn0 pin): No edge detected).




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

www.DataSheet4U.com

When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is later detected, the count value of the 16-bit counter is stored in the TPnCCRm register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTPnCCm) is generated.

The pulse width is calculated as follows.

Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIPnm pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTPnOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TPnOVF bit set (1) count + Captured value) × Count clock cycle

Remark n = 0 to 5 m = 0, 1




Figure 7-36. Register Setting in Pulse Width Measurement Mode (1/2)

Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

www.DataSheet4U.com

(e) T	MPn opt	ion regist	er 0 (TPn	OPT0)					
			TPnCCS1	TPnCCS0)			TPnOVF	
TPnOPT0	0	0	0	0	0	0	0	0/1	
									Overflow flag
• •		of the 16-		•		ading the	TPnCNT	register.	
Т	-				-			-	e input to the TIPnm pin
F	emarks	 TMPn n = 0 m = 0 	to 5	ol register	r 0 (TPnlC	0C0) is no	t used in t	the pulse w	vidth measurement mode.

(1) Operation flow in pulse width measurement mode

FFFFH 16-bit counter 0000H TPnCE bit TIPn0 pin input Dı 0000H 0000H D_0 D₂ **TPnCCR0** register INTTPnCC0 signal <1> <2> <1> Count operation start flow START Register initial setting Initial setting of these registers TPnCTL0 register is performed before the TPnCE (TPnCKS0 to TPnCKS2 bits), bit is set to 1. TPnCTL1 register, TPnIOC1 register, TPnIOC2 register, TPnOPT0 register Set TPnCTL0 register The TPnCKS0 to TPnCKS2 bits can (TPnCE bit = 1)be set when counting starts (TPnCE bit = 1). <2> Count operation stop flow The counter is initialized and counting is stopped by clearing the TPnCE bit to 0. TPnCE bit = 0 STOP **Remark** n = 0 to 5

Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

www.DataSheet4U.com

(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register. To accurately detect an overflow, read the TPnOVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TPnOVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Remark n = 0 to 5	

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.8 Timer output operations

The following table shows the operations and output levels of the TOPn0 and TOPn1 pins.

Operation Mode	TOPn1 Pin	TOPn0 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when cor	npare function is used)
Pulse width measurement mode		-

 Table 7-4. Timer Output Control in Each Mode

Remark n = 0 to 5

Table 7-5. Truth Table of TOPn0 and TOPn1 Pins Under Control of Timer Output Control Bits

TPnIOC0.TPnOLm Bit	TPnIOC0.TPnOEm Bit	TPnCTL0.TPnCE Bit	Level of TOPnm Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark n = 0 to 5

m = 0, 1

7.6 Selector Function

www.DataSheet4U.com

In the V850ES/JG2, the capture trigger input for TMP1 can be selected from the input signal via the port/timer alternate-function pin (TIP10/TIP11) and the peripheral I/O (TMP/UARTA) input signal via the UARTA reception alternate-function pin (RXDA0/RXDA1).

By using this function, the following is possible.

- The TIP10 and TIP11 input signals of TMP1 can be selected from the port/timer alternate-function pins (TIP10 and TIP11 pins) and the UARTA reception alternate-function pins (RXDA0 and RXDA1).
 - → When the RXDA0 or RXDA1 signal of UART0 or UART1 is selected, the LIN reception transfer rate and baud rate error of UARTA can be calculated.
 - Cautions 1. When using the selector function, set the capture trigger input of TMP before connecting the timer.
 - 2. When setting the selector function, first disable the peripheral I/O to be connected (TMP or UARTA).

The capture input for the selector function is specified by the following register.

(1) Selector operation control register 0 (SELCNT0)

The SELCNT0 register is an 8-bit register that selects the capture trigger for TMP1. This register can be read or written in 8-bit or 1-bit units.


Reset input clears this register to 00H.

After res	et: 00H	R/W	Address:	FFFF308H	ł				
	7	6	5	<4>	<3>	2	1	0	_
SELCNT0	0	0	0	ISEL4	ISEL3	0	0	0	
		1							
	ISEL4		Se	election of T	IP11 input	signal (TN	IP1)		
	0	TIP11 pir	n input						
	1	RXDA1 p	in input						
	ISEL3		Se	election of T	IP10 input	signal (TN	IP1)		
	0	TIP10 pir	n input						
	1	RXDA0 p	in input						
	Caution	cap	ture inpu	t mode.	L4 bits to			sponding	j pin in the

7.7 Cautions

(1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TPnCCR0 and TPnCCR1 registers if the capture trigger is input immediately after the TPnCE bit is set to 1.



Timer Q (TMQ) is a 16-bit timer/event counter. The V850ES/JG2 incorporates TMQ0.

8.1 Overview

An outline of TMQ0 is shown below.

Clock selection:	8 ways
Capture/trigger input pins:	4
 External event count input pins: 	1
 External trigger input pins: 	1
Timer/counters:	1
Capture/compare registers:	4
Capture/compare match interrupt request signals:	4
Timer output pins:	4

8.2 Functions

TMQ0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

8.3 Configuration

www.DataSheet4U.com

TMQ0 includes the following hardware.

Table 8-1. Configuration of TMQ0	Table 8-1.	Configuration	of TMQ0
----------------------------------	------------	---------------	---------

Item	Configuration
Timer register	16-bit counter
Registers	TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3) TMQ0 counter read buffer register (TQ0CNT) CCR0 to CCR3 buffer registers
Timer inputs	4 (TIQ00 ^{Note 1} to TIQ03 pins)
Timer outputs	4 (TOQ00 to TOQ03 pins)
Control registers ^{Note 2}	TMQ0 control registers 0, 1 (TQ0CTL0, TQ0CTL1) TMQ0 I/O control registers 0 to 2 (TQ0IOC0 to TQ0IOC2) TMQ0 option register 0 (TQ0OPT0)

- **Notes 1.** The TIQ00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.
 - 2. When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.




Figure 8-1. Block Diagram of TMQ

(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TQ0CNT register.

When the TQ0CTL0.TQ0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TQ0CNT register is read at this time, 0000H is read.

Reset input clears the TQ0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR0 register is used as a compare register, the value written to the TQ0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TQ0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR1 register is used as a compare register, the value written to the TQ0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TQ0CCR1 register is cleared to 0000H.

(4) CCR2 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR2 register is used as a compare register, the value written to the TQ0CCR2 register is transferred to the CCR2 buffer register. When the count value of the 16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated.

The CCR2 buffer register cannot be read or written directly.

The CCR2 buffer register is cleared to 0000H after reset, as the TQ0CCR2 register is cleared to 0000H.

(5) CCR3 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR3 register is used as a compare register, the value written to the TQ0CCR3 register is transferred to the CCR3 buffer register. When the count value of the 16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated.

The CCR3 buffer register cannot be read or written directly.

The CCR3 buffer register is cleared to 0000H after reset, as the TQ0CCR3 register is cleared to 0000H.

(6) Edge detector

This circuit detects the valid edges input to the TIQ00 and TIQ03 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TQ0IOC1 and TQ0IOC2 registers.

(7) Output controller

This circuit controls the output of the TOQ00 to TOQ03 pins. The output controller is controlled by the TQ0IOC0 register.

(8) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

8.4 Registers

www.DataSheet4U.com

The registers that control TMQ0 are as follows.

- TMQ0 control register 0 (TQ0CTL0)
- TMQ0 control register 1 (TQ0CTL1)
- TMQ0 I/O control register 0 (TQ0IOC0)
- TMQ0 I/O control register 1 (TQ0IOC1)
- TMQ0 I/O control register 2 (TQ0IOC2)
- TMQ0 option register 0 (TQ0OPT0)
- TMQ0 capture/compare register 0 (TQ0CCR0)
- TMQ0 capture/compare register 1 (TQ0CCR1)
- TMQ0 capture/compare register 2 (TQ0CCR2)
- TMQ0 capture/compare register 3 (TQ0CCR3)
- TMQ0 counter read buffer register (TQ0CNT)

Remark When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.

(1) TMQ0 control register 0 (TQ0CTL0)

The TQ0CTL0 register is an 8-bit register that controls the operation of TMQ0.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

The same value can always be written to the TQ0CTL0 register by software.

	<7>	6	5	4	3	2	1	0				
TQ0CTL0	TQ0CE	0	0	0	0	TQ0CKS2	TQ0CKS1	TQOCKSC				
	TQ0CE	0CE TMQ0 operation control										
	0	TMQ0 operation disabled (TMQ0 reset asynchronously ^{Note}).										
	1 TMQ0 operation enabled. TMQ0 operation started.											
	TQ0CKS2	OCKS2 TQ0CKS1 TQ0CKS0 Internal count clock selection										
	0	0	0	fxx								
	0	0	1	fxx/2								
	0	1	0	fxx/4								
	0	1	1	fxx/8								
	1	0	0	fxx/16								
	1	0	1	fxx/32								
	1	1	0	fxx/64								
	1	1	1	fxx/128								
		1. Set t Whe TQ0	he TQ0CH n the va	(S2 to TQ lue of th Q0CKS0	0CKS0 ne TQ0 bits ca	timer output bits when ICE bit is n be set sin '0".	the TQ00 changed	CE bit = 0 d from 0				

(2) TMQ0 control register 1 (TQ0CTL1)

The TQ0CTL1 register is an 8-bit register that controls the operation of TMQ0. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

	7	<6>	<5>	4	3	2	1	0			
TQ0CTL1	0	TQ0EST	TQ0EEE	0	0	TQ0MD2	TQ0MD1	TQ0MD0			
	TQ0EST			Softwa	re trigge	r control					
	0				-						
	1	1 Generate a valid signal for external trigger input. • In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TQ0EST bit as the trigger. • In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TQ0EST bit as the trigger. TQ0EEE Count clock selection									
	TQ0EEE										
	0					unt input. elected by th	e TQ0CTL	.0.TQ0CK0			
	1		Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)								
		The TQ0EEE bit selects whether counting is performed with the internal count clock or the valid edge of the external event count input.									
	TQ0MD2	TQ0MD2 TQ0MD1 TQ0MD0 Timer mode selection									
	0	0	0	Interval timer mode							
	0	0 1 External event count mode									
	0	1 0 External trigger pulse output mode									
	0	1 1 One-shot pulse output mode									
	1	0	0	PWM output mode							
	1	0 1 Free-running timer mode									
	1	1	0	Pulse wi	oth meas	urement mo	de				
	1	1 1 Setting prohibited									
	 Cautions 1. The TQ0EST bit is valid only in the external trigger puls mode or one-shot pulse output mode. In any other mode, to this bit is ignored. 2. External event count input is selected in the external even mode regardless of the value of the TQ0EEE bit. 3. Set the TQ0EEE and TQ0MD2 to TQ0MD0 bits with TQ0CTL0.TQ0CE bit = 0. (The same value can be written TQ0CE bit = 1.) The operation is not guaranteed when reperformed with the TQ0CE bit = 1. If rewriting was mit performed, clear the TQ0CE bit to 0 and then set the bits age 										

www.DataSheet4U.com

(3) TMQ0 I/O control register 0 (TQ0IOC0)

The TQ0IOC0 register is an 8-bit register that controls the timer output (TOQ00 to TOQ03 pins). This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

www.DataSheet4U.com

R/W After reset: 00H Address: FFFFF542H 7 <6> 5 <4> 3 <2> 1 <0> TQ0OL2 TQ0IOC0 TQ0OL3 TQ0OE3 TQ0OE2 TQ0OL1 TQ0OE1 TQ0OL0 TQ0OE0 TQ0OLm TOQ0m pin output level setting (m = 0 to 3)0 TOQ0m pin output inversion disabled 1 TOQ0m pin output inversion enabled TQ0OEm TOQ0m pin output setting (m = 0 to 3)0 Timer output disabled • When TQ0OLm bit = 0: Low level is output from the TOQ0m pin When TQ0OLm bit = 1: High level is output from the TOQ0m pin Timer output enabled (A square wave is output from the TOQ0m pin). 1 Cautions 1. Rewrite the TQ0OLm and TQ0OEm bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and then set the bits again. 2. Even if the TQ0OLm bit is manipulated when the TQ0CE and TQ00Em bits are 0, the TOQ0m pin output level varies. **Remark** m = 0 to 3

(4) TMQ0 I/O control register 1 (TQ0IOC1)

The TQ0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIQ00 to TIQ03 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

	7	6	5	4	3	2	1	0			
TQ0IOC1	TQ0IS7	TQ0IS6	TQ0IS5	TQ0IS4	TQ0IS3	TQ0IS2	TQ0IS1	TQ0IS0			
							I				
	TQ0IS7	TQ0IS6 Capture trigger input signal (TIQ03 pin) valid edge setting									
	0	0	No edge o	No edge detection (capture operation invalid)							
	0	1	Detection	Detection of rising edge							
	1	0	Detection	Detection of falling edge							
	1	1	Detection	of both edg	ges						
	TQ0IS5	TQ0IS4	Capture trigger input signal (TIQ02 pin) valid edge detection								
	0	0	No edge o	detection (c	apture ope	eration inva	lid)				
	0	1	Detection of rising edge								
	1	0	Detection	Detection of falling edge							
	1 1 Detection of both edges										
	TQ0IS3	TQ0IS2	Capture	Capture trigger input signal (TIQ01 pin) valid edge setting							
	0	0	No edge detection (capture operation invalid)								
	0	1	Detection of rising edge								
	1	0	Detection of falling edge								
	1	1	Detection of both edges								
	TQ0IS1	TQ0IS1 TQ0IS0 Capture trigger input signal (TIQ00 pin) valid edge setting									
	0	0	-			eration inva	-				
	0	1	Detection	of rising ed	dge						
	1	0	Detection	of falling e	dge						
	1	1	Detection	of both ed	ges						
	Cautions	TQ0 whe perf agai 2. The runr mod	CTL0.TQ0 n the TQ ormed, cl	OCE bit = OCE bit ear the T to TQ0IS r mode a	0. (The = 1.) If QOCE bi 60 bits a and the	rewritin t to 0 and re valid pulse wi	lue can g was r d then se only in dth mea	nistakenly et the bits the free asuremen			

(5) TMQ0 I/O control register 2 (TQ0IOC2)

The TQ0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIQ00 pin) and external trigger input signal (TIQ00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

TQ0IOC2 0 0 0 TQ0EES1 TQ0EES0 TQ0ETS1 TQ0ETS1 TQ0ETS1 0 0 No edge detection (external event count input signal (TIQ00 pin) valid edge setting 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges TQ0ETS1 TQ0ETS0 External trigger input signal (TIQ00 pin) valid edge setting 0 0 No edge detection (external trigger invalid) 0 1 Detection of falling edge 1 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits = 001) has been set.		7	6	5	4	3	2	1	0
0 0 No edge detection (external event count invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges TQ0ETS1 TQ0ETS0 External trigger input signal (TIQ00 pin) valid edge setting 0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of falling edge 1 1 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits	TQ0IOC2	0	0	0	0	TQ0EES1	TQ0EES0	TQ0ETS1	TQ0ETS0
0 0 No edge detection (external event count invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges TQ0ETS1 TQ0ETS0 External trigger input signal (TIQ00 pin) valid edge setting 0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 0 Detection of falling edge 1 1 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		TQ0FES1	TOOFESO	External e	event cour	nt input sign:	al (TIQ00 pi	n) valid ed	ae settina
0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges 0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits									go ootting
1 0 Detection of falling edge 1 1 Detection of both edges 1 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0MD0 bits Count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits			-					valia)	
1 1 Detection of both edges TQ0ETS1 TQ0ETS0 External trigger input signal (TIQ00 pin) valid edge setting 0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		_			0	•			
TQ0ETS1 TQ0ETS0 External trigger input signal (TIQ00 pin) valid edge setting 0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		1	1			-			
0 0 No edge detection (external trigger invalid) 0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external event count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits									
0 1 Detection of rising edge 1 0 Detection of falling edge 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external event count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		TQ0ETS1	TQ0ETS0	Externa	al trigger i	nput signal (TIQ00 pin)	valid edge	setting
1 0 Detection of falling edge 1 1 Detection of both edges 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		0	0	No edge	detection	(external tri	gger invalid))	
1 1 Detection of both edges 1 1 Detection of both edges Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits		0	1	Detection	n of rising	edge			
 Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits 									
 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and ther set the bits again. 2. The TQ0EES1 and TQ0EES0 bits are valid only when the TQ0CTL1.TQ0EEE bit = 1 or when the external even count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits 		1	0	Detection	n of falling	l edge			
		1	1 s 1. Rew	Detection	n of both e	edges 1, TQ0EES	-		
		1	1 5 1. Rew bits can mist set t 2. The TQ0 cour = 00 3. The	Detection rite the T when the be writte akenly p the bits a TQ0EES CTL1.TQ nt mode (1) has be TQ0ETS	FQ0EES e TQ0C en when erforme gain. 1 and T 0EEE b (TQ0CT) een set. 1 and T	TLO.TQOEES TLO.TQOC the TQOC ed, clear th GOEES0 b bit = 1 or	E bit = 0. E bit = 1. e TQ0CE its are va when th 2 to TQ0C its are va	(The sa) If rewr bit to 0 lid only v e extern CTL1.TQ0 lid only v	me value iting was and then when the nal event MD0 bits when the

(6) TMQ0 option register 0 (TQ0OPT0)

The TQ0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFFF545H 7 6 5 4 3 2 <0> 1 TQ0OPT0 TQ0CCS3 TQ0CCS2 TQ0CCS1 TQ0CCS0 0 TQ00VF 0 0 TQ0CCSm TQ0CCRm register capture/compare selection 0 Compare register selected 1 Capture register selected The TQ0CCSm bit setting is valid only in the free-running timer mode. **TQ00VF** TMQ0 overflow detection Set (1) Overflow occurred Reset (0) TQ0OVF bit 0 written or TQ0CTL0.TQ0CE bit = 0 • The TQ0OVF bit is reset when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode. • An interrupt request signal (INTTQ0OV) is generated at the same time that the TQ0OVF bit is set to 1. The INTTQ0OV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode. • The TQ0OVF bit is not cleared even when the TQ0OVF bit or the TQ0OPT0 register are read when the TQ0OVF bit = 1. • The TQ0OVF bit can be both read and written, but the TQ0OVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMQ0. Cautions 1. Rewrite the TQ0CCS3 to TQ0CCS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and then set the bits again. 2. Be sure to clear bits 1 to 3 to "0". Remark m = 0 to 3

(7) TMQ0 capture/compare register 0 (TQ0CCR0)

The TQ0CCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS0 bit. In the pulse width measurement mode, the TQ0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TQ0CCR0 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

• When the CPU operates with the internal oscillation clock

TQ0CCR0	After res	set: 0	000H	F	R/W	Ad	dress:	: F	FFFF	546⊦	ł						
	TQ0CCR0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TQ0CCR0 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

www.DataSheet4U.com

The set value of the TQ0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated. If TOQ00 pin output is enabled at this time, the output of the TOQ00 pin is inverted.

When the TQ0CCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TQ0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR0 register if the valid edge of the capture trigger input pin (TIQ00 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ00 pin) is detected.

Even if the capture operation and reading the TQ0CCR0 register conflict, the correct value of the TQ0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 8-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMQ0 capture/compare register 1 (TQ0CCR1)

The TQ0CCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS1 bit. In the pulse width measurement mode, the TQ0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TQ0CCR1 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

• When the CPU operates with the internal oscillation clock

TQ0CCR1	After res	set: 0	000H	F	R/W	Ad	dress:	: F	FFFF	548H							
	TQ0CCR1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TQ0CCR1 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

www.DataSheet4U.com

The set value of the TQ0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated. If TOQ01 pin output is enabled at this time, the output of the TOQ01 pin is inverted.

(b) Function as capture register

When the TQ0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register if the valid edge of the capture trigger input pin (TIQ01 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ01 pin) is detected.

Even if the capture operation and reading the TQ0CCR1 register conflict, the correct value of the TQ0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 8-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMQ0 capture/compare register 2 (TQ0CCR2)

The TQ0CCR2 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS2 bit. In the pulse width measurement mode, the TQ0CCR2 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR2 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TQ0CCR2 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

• When the CPU operates with the internal oscillation clock

TQ0CCR2	After res	set: 0	000H	F	R/W	Ad	dress	: F	FFFF	54AH	ł						
	TQ0CCR2	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TQ0CCR2 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

www.DataSheet4U.com

The set value of the TQ0CCR2 register is transferred to the CCR2 buffer register. When the value of the 16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated. If TOQ02 pin output is enabled at this time, the output of the TOQ02 pin is inverted.

(b) Function as capture register

When the TQ0CCR2 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR2 register if the valid edge of the capture trigger input pin (TIQ02 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR2 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ02 pin) is detected.

Even if the capture operation and reading the TQ0CCR2 register conflict, the correct value of the TQ0CCR2 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	-

Table 8-4. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(10) TMQ0 capture/compare register 3 (TQ0CCR3)

The TQ0CCR3 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS3 bit. In the pulse width measurement mode, the TQ0CCR3 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR3 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TQ0CCR3 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

When the CPU operates with the internal oscillation clock

TQ0CCR3	After res	set: 0	000H	F	R/W	Ad	dress	: F	FFFF	54CH	ł						
	TQ0CCR3	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TQ0CCR3 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

www.DataSheet4U.com

The set value of the TQ0CCR3 register is transferred to the CCR3 buffer register. When the value of the 16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated. If TOQ03 pin output is enabled at this time, the output of the TOQ03 pin is inverted.

(b) Function as capture register

When the TQ0CCR3 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR3 register if the valid edge of the capture trigger input pin (TIQ03 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR3 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ03 pin) is detected.

Even if the capture operation and reading the TQ0CCR3 register conflict, the correct value of the TQ0CCR3 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 8-5. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(11) TMQ0 counter read buffer register (TQ0CNT)

www.DataSheet4U.com

The TQ0CNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TQ0CTL0.TQ0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TQ0CNT register is cleared to 0000H when the TQ0CE bit = 0. If the TQ0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TQ0CNT register is cleared to 0000H after reset, as the TQ0CE bit is cleared to 0.

Caution Accessing the TQ0CNT register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

• When the CPU operates with the subclock and the main clock oscillation is stopped

• When the CPU operates with the internal oscillation clock

TQ0CNT	After res	set: 0	000H	F	2	Addre	ess:	FFI	FF54	1EH							
	TQ0CNT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

8.5 Operation

www.DataSheet4U.com

TMQ0 can perform the following operations.

Operation	TQ0CTL1.TQ0EST Bit (Software Trigger Bit)	TIQ00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output modeNote 2	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

Notes 1. To use the external event count mode, specify that the valid edge of the TIQ00 pin capture trigger input is not detected (by clearing the TQ0IOC1.TQ0IS1 and TQ0IOC1.TQ0IS0 bits to "00").

2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TQ0CTL1.TQ0EEE bit to 0).

8.5.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTQ0CC0) is generated at the specified interval if the TQ0CTL0.TQ0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOQ00 pin.

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the interval timer mode.





Figure 8-2. Configuration of Interval Timer

Figure 8-3. Basic Timing of Operation in Interval Timer Mode




When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOQ00 pin is inverted. Additionally, the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOQ00 pin is inverted, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TQ0CCR0 register + 1) × Count clock cycle





(c) TMQ0 I/O control register 0 (TQ0IOC0) TQ00L3 TQ00E3 TQ00L2 TQ00E2 TQ00L1 TQ00E1 TQ00L0 TQ00E0 TQ0IOC0 0/10/10/10/10/10/10/1 0/10: Disable TOQ00 pin output 1: Enable TOQ00 pin output Setting of output level with operation of TOQ00 pin disabled 0: Low level 1: High level 0: Disable TOQ01 pin output 1: Enable TOQ01 pin output Setting of output level with operation of TOQ01 pin disabled 0: Low level 1: High level 0: Disable TOQ02 pin output 1: Enable TOQ02 pin output Setting of output level with operation of TOQ02 pin disabled 0: Low level 1: High level 0: Disable TOQ03 pin output 1: Enable TOQ03 pin output Setting of output level with operation of TOQ03 pin disabled 0: Low level 1: High level (d) TMQ0 counter read buffer register (TQ0CNT) By reading the TQ0CNT register, the count value of the 16-bit counter can be read. (e) TMQ0 capture/compare register 0 (TQ0CCR0) If the TQ0CCR0 register is set to D₀, the interval is as follows. Interval = $(D_0 + 1) \times Count clock cycle$ (f) TMQ0 capture/compare registers 1 to 3 (TQ0CCR1 to TQ0CCR3) Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the interval timer mode. However, the set value of the TQ0CCR1 to TQ0CCR3 registers are transferred to the CCR1 to CCR3 buffer registers. The compare match interrupt request signals (INTTQ0CC1 to INTTQ0CCR3) is generated when the count value of the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers. Therefore, mask the interrupt request by using the corresponding interrupt mask flags (TQ0CCMK1 to TQ0CCMK3). Remark TMQ0 I/O control register 1 (TQ0IOC1), TMQ0 I/O control register 2 (TQ0IOC2), and TMQ0 option register 0 (TQ0OPT0) are not used in the interval timer mode.

Figure 8-4. Register Setting for Interval Timer Mode Operation (2/2)

www.DataSheet4U.com

(1) Interval timer mode operation flow

www.DataSheet4U.com




Figure 8-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing


(a) Operation if TQ0CCR0 register is set to 0000H

If the TQ0CCR0 register is set to 0000H, the INTTQ0CC0 signal is generated at each count clock of the second clock or later, and the output of the TOQ00 pin is inverted. The value of the 16-bit counter is always 0000H.

Count clock 0000H 0000H 16-bit counter FFFFH 0000H 0000H TQ0CE bit TQ0CCR0 register 0000H TOQ00 pin output INTTQ0CC0 signal Interval time Interval time Count clock cycle Count clock cycle

(b) Operation if TQ0CCR0 register is set to FFFFH


If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTQ0CC0 signal is generated and the output of the TOQ00 pin is inverted. At this time, an overflow interrupt request signal (INTTQ0OV) is not generated, nor is the overflow flag (TQ00PT0.TQ00VF bit) set to 1.



(c) Notes on rewriting TQ0CCR0 register

To change the value of the TQ0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TQ0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTQ0CC0 signal is generated and the output of the TOQ00 pin is inverted.

Therefore, the INTTQ0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times$ Count clock cycle" or " $(D_2 + 1) \times$ Count clock cycle" originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times$ Count clock period".

(d) Operation of TQ0CCR1 to TQ0CCR3 registers

www.DataSheet4U.com




Figure 8-6. Configuration of TQ0CCR1 to TQ0CCR3 Registers

If the set value of the TQ0CCRk register is less than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is generated once per cycle. At the same time, the output of the TOPQ0k pin is inverted.

The TOQ0k pin outputs a square wave with the same cycle as that output by the TOQ00 pin.

Remark k = 1 to 3




Figure 8-7. Timing Chart When $D_{01} \ge D_{k1}$

If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the count value of the 16-bit counter does not match the value of the TQ0CCRk register. Consequently, the INTTQ0CCk signal is not generated, nor is the output of the TOQ0k pin changed.

Remark k = 1 to 3




Figure 8-8. Timing Chart When Do1 < Dk1

8.5.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TQ0CTL0.TQ0CE bit is set to 1, and an interrupt request signal (INTTQ0CC0) is generated each time the specified number of edges have been counted. The TOQ00 pin cannot be used.

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode.

Figure 8-9. Configuration in External Event Count Mode





Figure 8-10. Basic Timing in External Event Count Mode



When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The INTTQ0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TQ0CCR0 register + 1) times.



(a) TM	/IQ0 cont	rol regist	er 0 (TQ0	OCTLO)					
	TQ0CE					TQ0CKS2	TQ0CKS1	TQOCKSO)
TQ0CTL0	0/1	0	0	0	0	0	0	0	
ľ				1	1		1		0: Stop counting
									1: Enable counting
(b) TN	(b) TMQ0 control register 1 (TQ0CTL1)								
		TQ0EST	TQ0EEE			TQ0MD2	TQ0MD1	TQ0MD0	
TQ0CTL1	0	0	0	0	0	0	0	1	
									0, 0, 1:
									External event count mode
(c) TM	/IQ0 I/O c	ontrol reg	gister 0 ('						
		TQ0OE3				TQ0OF1		TQ00F0	
ΤQ0ΙΟC0	0	0	0	0	0	0	0	0	
L									0: Disable TOQ00 pin output
									0: Disable TOQ01 pin output
									0: Disable TOQ02 pin output
									0: Disable TOQ03 pin output
		ontrol reg	niotor 2 (
(u) 1N		σπιστιεί	JISIEI 2 (
TQ0IOC2	0	0	0	0		TQ0EES0			
1001002	0	0	0	0	0/1	0/1	0	0	
									Select valid edge
									of external event count input
<i>(</i>) —-									
.,		nter read				hy reading	n the TOO	CNT regis	tor
				Junier val	i de redu	by reading	y 110 1 QU	on regia	

Figure 8-11. Register Setting for Operation in External Event Count Mode (2/2)

www.DataSheet4U.com

(f) TMQ0 capture/compare register 0 (TQ0CCR0)

If D_0 is set to the TQ0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTQ0CC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TMQ0 capture/compare registers 1 to 3 (TQ0CCR1 to TQ0CCR3)

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode. However, the set value of the TQ0CCR1 to TQ0CCR3 registers are transferred to the CCR1 to CCR3 buffer registers. When the count value of the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers, compare match interrupt request signals (INTTQ0CC1 to INTTQ0CC3) are generated. Therefore, mask the interrupt signal by using the interrupt mask flags (TQ0CCMK1 to TQ0CCMK3).

Remark The TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the external event count mode.

(1) External event count mode operation flow

www.DataSheet4U.com





Figure 8-12. Flow of Software Processing in External Event Count Mode

(2) Operation timing in external event count mode

- Cautions 1. In the external event count mode, do not set the TQ0CCR0 register to 0000H.
 - 2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits = 000, TQ0CTL1.TQ0EEE bit = 1).

(a) Operation if TQ0CCR0 register is set to FFFFH


If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTQ0CC0 signal is generated. At this time, the TQ0OPT0.TQ0OVF bit is not set.



(b) Notes on rewriting the TQ0CCR0 register

To change the value of the TQ0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TQ0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D_2 , however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D_2 , the INTTQ0CC0 signal is generated.

Therefore, the INTTQ0CC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" or iginally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".


(c) Operation of TQ0CCR1 to TQ0CCR3 registers

TQ0CCR1 register CCR1 buffer register Match signal INTTQ0CC1 signal TQ0CCR2 register CCR2 buffer register Match signal INTTQ0CC2 signal TQ0CCR3 register CCR3 buffer T register Match signal INTTQ0CC3 signal Clear Edge TIQ00 pin 💮 16-bit counter detector Match signal INTTQ0CC0 signal TQ0CE bit CCR0 buffer register 4 TQ0CCR0 register

Figure 8-13. Configuration of TQ0CCR1 to TQ0CCR3 Registers

If the set value of the TQ0CCRk register is smaller than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is generated once per cycle.


Remark k = 1 to 3






If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is not generated because the count value of the 16-bit counter and the value of the TQ0CCRk register do not match.

Remark k = 1 to 3








8.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)


In the external trigger pulse output mode, 16-bit timer/event counter Q waits for a trigger when the TQ0CTL0.TQ0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter Q starts counting, and outputs a PWM waveform from the TOQ01 to TOQ03 pins.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOQ00 pin.









www.DataSheet4U.com

16-bit timer/event counter Q waits for a trigger when the TQ0CE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOQ0k pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOQ00 pin is inverted. The TOQ0k pin outputs a high-level regardless of the status (high/low) when a trigger is generated.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TQ0CCRk register) × Count clock cycle Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)


The compare match request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.


The value set to the TQ0CCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is used as the trigger.

Remark k = 1 to 3 m = 0 to 3

Figure 8-18. Setting of Registers in External Trigger Pulse Output Mode (1/3)








Figure 8-18. Setting of Registers in External Trigger Pulse Output Mode (3/3)

					TQ0EES1	TQ0EES0	TQ0ETS1	TQ0ETS	0
DC2	0	0	0	0	0/1	0/1	0/1	0/1]
									Select valid edge of external trigger input
									Select valid edge of external event count input
(e)	TMQ0 cou	unter read	d buffer r	register (TQ0CNT)				
	The value	of the 16	-bit count	er can be	read by re	eading the	TQ0CNT	register	
(f)	TMQ0 car	nture/con	nare rec	isters () t	to 3 (TQ0(CB0 to T	.00CCB3)	
• •	TMQ0 cap If D₀ is se		• •		•				TQ0CCB2 register, and
.,	If D ₀ is se	t to the T	Q0CCR0	register, [D₁ to the T	Q0CCR1	register, I	D ₂ to the	TQ0CCR2 register, and re as follows.
.,	If D ₀ is se	t to the T	Q0CCR0	register, [D₁ to the T	Q0CCR1	register, I	D ₂ to the	
.,	If D₀ is se to the TQ0	t to the T()CCR3 re	Q0CCR0 gister, the	register, [D₁ to the T d active le	Q0CCR1	register, I	D ₂ to the	
.,	If D_0 is set to the TQC Cycle =	t to the T()CCR3 re (D₀ + 1) >	QOCCR0 gister, the	register, [e cycle an lock cycle	D₁ to the T d active le	Q0CCR1 vel of the	register, I PWM wav	D2 to the	
.,	If D₀ is se to the TQ0 Cycle = TOQ01	t to the T()CCR3 re (D₀ + 1) > pin PWM	QOCCR0 gister, the Count cl waveforn	register, [e cycle and lock cycle n active le	D₁ to the T d active le	QOCCR1 vel of the = D1 × Cor	register, I PWM wav unt clock c	D2 to the veform a	
.,	If D ₀ is se to the TQC Cycle = TOQ01 TOQ02	t to the T()CCR3 re (D ₀ + 1) > pin PWM pin PWM	QOCCRO gister, the Count cl waveforn waveforn	register, [e cycle and lock cycle n active le n active le	D₁ to the T d active le evel width =	QOCCR1 vel of the = $D_1 \times Con= D_2 \times Con$	register, I PWM wav unt clock c unt clock c	D2 to the reform a cycle cycle	
	If D_0 is set to the TQC Cycle = TOQ01 TOQ02 TOQ03	t to the T(DCCR3 reg (D ₀ + 1) > pin PWM pin PWM pin PWM 1. TMQ	QOCCRO gister, the Count cl waveforn waveforn waveforn waveforn	register, [e cycle and lock cycle n active le n active le n active le n active le	D1 to the T d active le evel width = evel width = evel width =	QOCCR1 vel of the = $D_1 \times Col= D_2 \times Col= D_3 \times ColHOC1) an$	register, I PWM wav unt clock o unt clock o unt clock o d TMQ0 o	D ₂ to the veform a cycle cycle cycle	

(1) Operation flow in external trigger pulse output mode




Figure 8-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)





Figure 8-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

www.DataSheet4U.com

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last. Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC0 signal is detected.



In order to transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TQ0CCR0 register, and then write the same value to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, first set an active level to the TQ0CCR2 and TQ0CCR3 registers and then set an active level to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the TQ0CCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03 pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same value to the TQ0CCR1 register.

After data is written to the TQ0CCR1 register, the value written to the TQ0CCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because timing of transferring data from the TQ0CCRm register to the CCRm buffer register conflicts with writing the TQ0CCRm register.

Remark m = 0 to 3

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TQ0CCRk register to 0000H. If the set value of the TQ0CCR0 register is FFFFH, the INTTQ0CCk signal is generated periodically.


Count clock			
16-bit counter	FFFF 0000	$\frac{1}{2} \sqrt{D_0 - 1} \sqrt{D_0} \sqrt{0000} \sqrt{0001} \sqrt{D_0}$	$D_0 - 1$ D_0 0000
TQ0CE bit) \ .,	,
TQ0CCR0 register	Do)))	Do
TQ0CCRk register	0000H	0000Н	0000H
INTTQ0CC0 signal		у ,	,
INTTQ0CCk signal		у 	,
TOQ0k pin output	<u>L</u>	5}5	}
Remark k	= 1 to 3		

To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.


Count clock					_
16-bit counter		$\left(\begin{array}{c} \frac{1}{2} \\ \frac{1}{2$	0000 0001	$\int D_0 - 1 D_0 0000 $	_
TQ0CE bit		.,		· · · · · · · · · · · · · · · · · · ·	_
TQ0CCR0 register		;	Do	Do	_
TQ0CCRk register	 	······	D ₀ + 1	Do + 1	_
INTTQ0CC0 signal		· · · · · · · · · · · · · · · · · · · 		,	
INTTQ0CCk signal		; <u>}</u>		<u>,</u>	
TOQ0k pin output)	·	<u>}</u>	_
Remark k	= 1 to 3				

(c) Conflict between trigger detection and match with CCRk buffer register

If the trigger is detected immediately after the INTTQ0CCk signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOQ0k pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTQ0CCk signal is generated, the INTTQ0CCk signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOQ0k pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with CCR0 buffer register

If the trigger is detected immediately after the INTTQ0CC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOQ0k pin is extended by time from generation of the INTTQ0CC0 signal to trigger detection.




If the trigger is detected immediately before the INTTQ0CC0 signal is generated, the INTTQ0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOQ0k pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The timing of generation of the INTTQ0CCk signal in the external trigger pulse output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.




Usually, the INTTQ0CCk signal is generated in synchronization with the next count up after the count value of the 16-bit counter matches the value of the CCRk buffer register.


In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOQ0k pin.


8.5.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)


In the one-shot pulse output mode, 16-bit timer/event counter Q waits for a trigger when the TQ0CTL0.TQ0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter Q starts counting, and outputs a one-shot pulse from the TOQ01 to TOQ03 pins.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOQ00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).









www.DataSheet4U.com

When the TQ0CE bit is set to 1, 16-bit timer/event counter Q waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOQ0k pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TQ0CCRk register) × Count clock cycle Active level width = (Set value of TQ0CCR0 register – Set value of TQ0CCRk register + 1) × Count clock cycle

The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

The valid edge of an external trigger input or setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is used as the trigger.

Remark k = 1 to 3




Figure 8-22. Setting of Registers in One-Shot Pulse Output Mode (1/3)




Figure 8-22. Register Setting in One-Shot Pulse Output Mode (2/3)

Figure 8-22. Register Setting in One-Shot Pulse Output Mode (3/3)

TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
If D ₀ is set to the TQ0CCR0 register and D _k to the TQ0CCRk register, the active level width and output
delay period of the one-shot pulse are as follows.
Active level width = $(D_k - D_0 + 1) \times Count clock cycle$
Output delay period = $D_k \times Count clock cycle$
Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the one-shot pulse output mode.
2. k = 1 to 3

(1) Operation flow in one-shot pulse output mode





Figure 8-23. Software Processing Flow in One-Shot Pulse Output Mode (1/2)






(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TQ0CCRm register

To change the set value of the TQ0CCRm register to a smaller value, stop counting once, and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



When the TQ0CCR0 register is rewritten from D_{00} to D_{01} and the TQ0CCRk register from D_{k0} to D_{k1} where $D_{00} > D_{01}$ and $D_{k0} > D_{k1}$, if the TQ0CCRk register is rewritten when the count value of the 16-bit counter is greater than D_{k1} and less than D_{k0} and if the TQ0CCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{k1} , the counter generates the INTTQ0CCk signal and asserts the TOQ0k pin. When the count value matches D_{01} , the counter generates the INTTQ0CC0 signal, deasserts the TOQ0k pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark k = 1 to 3

(b) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The generation timing of the INTTQ0CCk signal in the one-shot pulse output mode is different from other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the TQ0CCRk register.

Count clock		
16-bit counter	$D_k - 2$ $D_k - 1$ D_k $D_k + 1$ $D_k + 2$	
TQ0CCRk register	Dk	
TOQ0k pin output		
INTTQ0CCk signal		

Usually, the INTTQ0CCk signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TQ0CCRk register.


In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOQ0k pin.

Remark k = 1 to 3

8.5.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOQ01 to TOQ03 pins when the TQ0CTL0.TQ0CE bit is set to 1.

In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOQ00 pin.








Figure 8-25. Basic Timing in PWM Output Mode



When the TQ0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs PWM waveform from the TOQ0k pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.


Active level width = (Set value of TQ0CCRk register) × Count clock cycle Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TQ0CCRm register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

Remark k = 1 to 3 m = 0 to 3





(c) 1	rmq0 i/o) control r	egister 0	(TQ0IOC	0)				
	TQ0OL3	TQ0OE3	TQ00L2	TQ0OE2	TQ0OL1	TQ0OE1	TQ0OL0	TQ0OE0	
TQ0IOC0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1 ^{Note}	
									0: Disable TOQ00 pin output 1: Enable TOQ00 pin output
									Setting of output level while operation of TOQ00 pin is disabled 0: Low level 1: High level
									0: Disable TOQ01 pin output 1: Enable TOQ01 pin output
									Specification of active level of TOQ01 pin output 0: Active-high 1: Active-low
									0: Disable TOQ02 pin output 1: Enable TOQ02 pin output
									Specification of active level of TOQ02 pin output 0: Active-high 1: Active-low
									0: Disable TOQ03 pin output 1: Enable TOQ03 pin output
									Specification of active level of TOQ03 pin output 0: Active-high 1: Active-low
• Whe	en TQ0OL	k bit = 0				 When 	TQ0OLk b	pit = 1	
	16-bit co	ounter 1	\wedge	\checkmark	1		16-bit cour	nter	\overline{M}
тс	DQ0k pin o	output				тос	Q0k pin out	put	
(d) 1	rmq0 i/c	control r	egister 2	(TQ0IOC	2)				
					TQ0EES1	TQ0EES0	TQ0ETS1	TQ0ETS0	
TQ0IOC2	0	0	0	0	0/1	0/1	0	0	
									Select valid edge of external event count input.
r	Note Clear this bit to 0 when the TOQ00 pin is not used in the PWM output mode.								

Figure 8-26. Setting of Registers in PWM Output Mode (2/3)

Figure 8-26. Register Setting in PWM Output Mode (3/3)

(e) TMQ0 counter read buffer register (TQ0CNT) The value of the 16-bit counter can be read by reading the TQ0CNT register.
(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 and TQ0CCR3) If Do is set to the TQ0CCR0 register and Dk to the TQ0CCR1 register, the cycle and active level of the PWM waveform are as follows.
Cycle = (Do + 1) × Count clock cycle Active level width = Dk × Count clock cycle
Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the PWM output mode.
2. Updating the TMQ0 capture/compare register 2 (TQ0CCR2) and TMQ0 capture/compare register 3 (TQ0CCR3) is validated by writing the TMQ0 capture/compare register 1 (TQ0CCR1).

(1) Operation flow in PWM output mode




Figure 8-27. Software Processing Flow in PWM Output Mode (1/2)





Figure 8-27. Software Processing Flow in PWM Output Mode (2/2)

(2) PWM output mode operation timing

www.DataSheet4U.com

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last. Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC1 signal is detected.



To transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level width to the TQ0CCR1 register.

To change only the active level width (duty factor) of PWM wave, first set the active level to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the TQ0CCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03 pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same value to the TQ0CCR1 register.

After the TQ0CCR1 register is written, the value written to the TQ0CCRm register is transferred to the CCRm buffer register in synchronization with the timing of clearing the 16-bit counter, and is used as a value to be compared with the value of the 16-bit counter.

To change only the cycle of the PWM waveform, first set a cycle to the TQ0CCR0 register, and then write the same value to the TQ0CCR1 register.

To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TQ0CCRm register to the CCRm buffer register conflicts with writing the TQ0CCRm register.

Remark m = 0 to 3

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TQ0CCRk register to 0000H. If the set value of the TQ0CCR0 register is FFFFH, the INTTQ0CCk signal is generated periodically.


Count clock			
16-bit counter	FFFF 0000	$\frac{1}{2}$ $D_0 - 1$ D_0 0000 0001 D_0	$D_0 - 1$ D_0 0000
TQ0CE bit		<u>, </u>	,
TQ0CCR0 register	Do	Do	Do
TQ0CCRk register	0000H	0000Н	0000H
INTTQ0CC0 signal	(,,	,
INTTQ0CCk signal		,ſ	,
TOQ0k pin output		Ş	<u>.</u>
Remark k	= 1 to 3		

To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock					
16-bit counter		$\int D_0 - 1 D_0$	0000 0001	$\int_{D_0} D_0 - 1 \int_{D_0} D_0$	0000
TQ0CE bit		, ,		, ,	
TQ0CCR0 register		۶ <u>ــــــــــــــــــــــــــــــــــــ</u>	Do	} ∫	
TQ0CCRk register	 D_0 + 1	\	Do + 1) Do + 1	
INTTQ0CC0 signal		<u>}</u>		. <u>.</u>	
INTTQ0CCk signal		Ş		<u>,</u>	
TOQ0k pin output)	<u>'</u>	}	
Remark k	= 1 to 3				

(c) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The timing of generation of the INTTQ0CCk signal in the PWM output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the TQ0CCRk register.



Usually, the INTTQ0CCk signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TQ0CCRk register.


In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOQ0k pin.

8.5.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit is set to 1. At this time, the TQ0CCRm register can be used as a compare register or a capture register, depending on the setting of the TQ0OPT0.TQ0CCS0 and TQ0OPT0.TQ0CCS1 bits.

Remark m = 0 to 3





When the TQ0CE bit is set to 1, 16-bit timer/event counter Q starts counting, and the output signals of the TOQ00 to TOQ03 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TQ0CCRm²⁰⁰ register, a compare match interrupt request signal (INTTQ0CCm) is generated, and the output signal of the TOQ0m pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TQ0CCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 8-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin is detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, and a capture interrupt request signal (INTTQ0CCm) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.





Figure 8-30. Basic Timing in Free-Running Timer Mode (Capture Function)








Figure 8-31. Register Setting in Free-Running Timer Mode (2/3)

Figure 8-31. Register Setting in Free-Running Timer Mode (3/3)

www.DataSheet4U.com

٦

(e) TMQ0 I/O control register 2 (TQ0IOC2)											
	TQ0EES1 TQ0EES0 TQ0ETS1 TQ0ETS0										
TQ0IOC2	0	0	0	0	0/1	0/1	0	0			
				1							
									Select valid edge of external event count input		
(f) T	MQ0 opt	ion regis	ter 0 (TQ	0OPT0)							
	TQ0CCS3	TQ0CCS2	TQOCCS	1 TQ0CCS	0			TQ0OV	=		
TQ0OPT0	0/1	0/1	0/1	0/1	0	0	0	0/1]		
									– – Overflow flag		
									Specifies if TQ0CCR0		
									 register functions as capture or compare register 		
									Specifies if TQ0CCR1		
									 register functions as capture or compare register 		
									Specifies if TQ0CCR2		
									 register functions as capture or compare register 		
									Specifies if TQ0CCR3		
									 register functions as capture or compare register 		
ר (h) ד ר ר ע נ ע נ ו ע נ ו ע נ ו ע נ ו ע נ ו י	TMQ0 cap These reg TQ0OPTO When the he valid e When the NTTQ0C0 TOQ0m pi	of the 16- oture/com- isters fun .TQ0CCS registers dge input registers Cm signal n is invert	bit counter pare reg ction as m bit. function a to the TIC function is gener ed.	er can be isters 0 t capture r as capture Q0m pin is as compa	read by re o 3 (TQ00 egisters of registers detected re registe	CCR0 to T or compar , they stor ers and wh	re the cou then D _m is	s depend nt value set to th	ding on the setting of the of the 16-bit counter when e TQ0CCRm register, the d the output signal of the		
ŀ	Remark	m = 0 to c	5								

(1) Operation flow in free-running timer mode

www.DataSheet4U.com

(a) When using capture/compare register as compare register





Figure 8-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)



(b) When using capture/compare register as capture register

www.DataSheet4U.com





Figure 8-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter Q is used as an interval timer with the TQ0CCRm register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTQ0CCm signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one www.DataSheet4U.com

To perform the interval operation, the value of the corresponding TQ0CCRm register must be re-set in the interrupt servicing that is executed when the INTTQ0CCm signal is detected.

The set value for re-setting the TQ0CCRm register can be calculated by the following expression, where "D_m" is the interval period.

Compare register default value: $D_m - 1$


Value set to compare register second and subsequent time: Previous set value + Dm

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

Remark m = 0 to 3

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TQ0CCRm register used as a capture register, software processing is necessary for reading the capture register each time the INTTQ0CCm signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, four pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TQ0CCRm register in synchronization with the INTTQ0CCm signal, and calculating the difference between the read value and the previously read value.

Remark m = 0 to 3


(c) Processing of overflow when two or more capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register. To accurately detect an overflow, read the TQ0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TQ0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TQ0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TQ0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TQ0OVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

8.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit is set to 1. Each time the valid edge input to the TIQ0m pin has been detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TQ0CCRm register after a capture interrupt request signal (INTTQ0CCm) occurs.

Select either of the TIQ00 to TIQ03 pins as the capture trigger input pin. Specify "No edge detected" by using the TQ0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIQ0k pin because the external clock is fixed to the TIQ00 pin. At this time, clear the TQ0IOC1.TQ0IS1 and TQ0IOC1.TQ0IS0 bits to 00 (capture trigger input (TIQ00 pin): No edge detected).

Remark m = 0 to 3 k = 1 to 3




Figure 8-34. Configuration in Pulse Width Measurement Mode




Figure 8-35. Basic Timing in Pulse Width Measurement Mode

www.DataSheet4U.com

When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin is later detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTQ0CCm) is generated.

The pulse width is calculated as follows.

Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIQ0m pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTQ0OV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TQ0OVF bit set (1) count + Captured value) × Count clock cycle

Remark m = 0 to 3




Figure 8-36. Register Setting in Pulse Width Measurement Mode (1/2)

Figure 8-36. Register Setting in Pulse Width Measurement Mode (2/2)

		Figure 8-	36. Regis	ster Settir	ig in Puis		weasurer	www.Do	ataSheet4U.com
(e) 1	ſMQ0 opt	ion regis	ter 0 (TQC	OPT0)					
	TQOCCS3	TQ0CCS2	TQ0CCS1	TQOCCSO	1			TQ0OVF	
TQ0OPT0	0	0	0	0	0	0	0	0/1	
								Overflow flag	
			I buffer re bit counte	-	-	ading the	TQ0CNT	register.	
٦	-	isters stor	pare regi the cour		-		-	e valid edge input to the TIQ0m pin	
I	Remarks	1. TMQ0 2. m = 0		ol register	0 (TQ0IC)C0) is no	t used in	the pulse width measurement mode.	

(1) Operation flow in pulse width measurement mode

FFFFH 16-bit counter 0000H TQ0CE bit TIQ00 pin input D₀ Dı D2 0000H 0000H TQ0CCR0 register INTTQ0CC0 signal <1> <2> <1> Count operation start flow START Register initial setting Initial setting of these registers TQ0CTL0 register is performed before the (TQ0CKS0 to TQ0CKS2 bits), TQ0CE bit is set to 1. TQ0CTL1 register, TQ0IOC1 register, TQ0IOC2 register, TQ0OPT0 register Set TQ0CTL0 register The TQ0CKS0 to TQ0CKS2 bits can (TQ0CE bit = 1)be set when counting starts (TQ0CE bit = 1). <2> Count operation stop flow The counter is initialized and counting is stopped by clearing the TQ0CE bit to 0. TQ0CE bit = 0 STOP



(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register. To accurately detect an overflow, read the TQ0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TQ0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TQ0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal0 write signal	Overflow set signal0 write signal
Overflow flag (TQ0OVF bit)	Register access signal Overflow flag (TQ0OVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

8.5.8 Timer output operations

The following table shows the operations and output levels of the TOQ00 and TOQ01 pins.

www.DataSheet4U.com

Operation Mode	TOQn0 Pin	TOQn1 Pin TOQn2 Pin		TOQn3 Pin		
Interval timer mode	Square wave output	Jare wave output				
External event count mode	Square wave output	_				
External trigger pulse output mode	Square wave output			External trigger pulse output		
One-shot pulse output mode		One-shot pulse output	One-shot pulse output	One-shot pulse output		
PWM output mode		PWM output	PWM output	PWM output		
Free-running timer mode	Square wave output (only when compare function is used)					
Pulse width measurement mode			-			

Table 8-6. Timer Output Control in Each Mode

Table 8-7. Truth Table of TOQ00 to TOQ03 Pins Under Control of Timer Output Control Bits


TQ0IOC0.TQ0OLm Bit	TQ0IOC0.TQ0OEm Bit	TQ0CTL0.TQ0CE Bit	Level of TOQ0m Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark m = 0 to 3

8.6 Cautions

(1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TQ0CCR0, TQ0CCR1, TQ0CCR2, and TQ0CCR3 registers if the capture trigger is input immediately after the TQ0CE bit is set to 1.



9.1 Overview

- Interval function
- 8 clocks selectable
- 16-bit counter × 1 (The 16-bit counter cannot be read during timer count operation.)
- Compare register × 1

(The compare register cannot be written during timer counter operation.)

• Compare match interrupt × 1

Timer M supports only the clear & start mode. The free-running timer mode is not supported.


9.2 Configuration

TMM0 includes the following hardware.

Table 9-1. Configuration of TMM0

Item	Configuration
Timer register	16-bit counter
Register	TMM0 compare register 0 (TM0CMP0)
Control register	TMM0 control register 0 (TM0CTL0)

Figure 9-1. Block Diagram of TMM0



(1) 16-bit counter

This is a 16-bit counter that counts the internal clock. The 16-bit counter cannot be read or written.

(2) TMM0 compare register 0 (TM0CMP0)


The TM0CMP0 register is a 16-bit compare register.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

The same value can always be written to the TM0CMP0 register by software.

TM0CMP0 register rewrite is prohibited when the TM0CTL0.TM0CE bit = 1.



9.3 Register

www.DataSheet4U.com

(1) TMM0 control register (TM0CTL0)

The TM0CTL0 register is an 8-bit register that controls the TMM0 operation.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

The same value can always be written to the TM0CTL0 register by software.

	<7>	6	5	4	3	2	1	0
TM0CTL0	TM0CE	0	0	0	0	TM0CKS2	TM0CKS1	FM0CKS0
	TM0CE		Internal cl	ock operat	ion enabl	e/disable spe	ecification	
	0		eration disa clock appli			reset asynch	nronously).	
	1	TMM0 ope		oled. Oper	ation clo	ck applicatior	n started. T	тммо
	asynchron	nously with ock of TMN	the TM0CE	Ebit. When	n the TM	or TMM0 are DCE bit is cle I) and 16-bit	ared to 0, th	
	TM0CKS2	TM0CKS1	TM0CKS0		Со	unt clock sel	ection	
	0	0	0	fxx				
-	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/64				
	1	0	0	fxx/512				
	1	0	1	INTWT				
	1	1	0	fr/8				
	1	1	1	fхт				
c		When the val	changing	the value	e of TM 2 to TM(its when TM 0CE from (0CKS0 bits) to 1, it is	s not pos
					010 0			
R			clock frequ	-				
	fr	a: Interna	al oscillatio	on clock fr	equency	У		

9.4 Operation

Caution Do not set the TM0CMP0 register to FFFFH.

9.4.1 Interval timer mode

In the interval timer mode, an interrupt request signal (INTTM0EQ0) is generated at the specified interval if the TM0CTL0.TM0CE bit is set to 1.





Figure 9-2. Configuration of Interval Timer

Figure 9-3. Basic Timing of Operation in Interval Timer Mode



When the TM0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting.

When the count value of the 16-bit counter matches the value of the TM0CMP0 register, the 16-bit counter is cleared to 0000H and a compare match interrupt request signal (INTTM0EQ0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TM0CMP0 register + 1) × Count clock cycle




Figure 9-4. Register Setting for Interval Timer Mode Operation

(1) Interval timer mode operation flow

www.DataSheet4U.com




Figure 9-5. Software Processing Flow in Interval Timer Mode


(2) Interval timer mode operation timing

www.DataSheet4U.com

Caution Do not set the TM0CMP0 register to FFFFH.


(a) Operation if TM0CMP0 register is set to 0000H

If the TM0CMP0 register is set to 0000H, the INTTM0EQ0 signal is generated at each count clock. The value of the 16-bit counter is always 0000H.



(b) Operation if TM0CMP0 register is set to N

If the TM0CMP0 register is set to N, the 16-bit counter counts up to N. The counter is cleared to 0000H in synchronization with the next count-up timing and the INTTM0EQ0 signal is generated.



9.4.2 Cautions

(1) It takes the 16-bit counter up to the following time to start counting after the TM0CTL0.TM0CE bit is set to 1, depending on the count clock selected.

Selected Count Clock	Maximum Time Before Counting Start
fxx	2/fxx
fxx/2	6/fxx
fxx/4	24/fxx
fxx/64	128/fxx
fxx/512	1024/fxx
INTWT	Second rising edge of INTWT signal
fв/8	16/f _B
fхт	2/fхт

(2) Rewriting the TM0CMP0 and TM0CTL0 registers is prohibited while TMM0 is operating. If these registers are rewritten while the TM0CE bit is 1, the operation cannot be guaranteed. If they are rewritten by mistake, clear the TM0CTL0.TM0CE bit to 0, and re-set the registers.

CHAPTER 10 WATCH TIMER FUNCTIONS

www.DataSheet4U.com

10.1 Functions

The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at set intervals.

The watch timer and interval timer functions can be used at the same time.

10.2 Configuration

www.DataSheet4U.com

The block diagram of the watch timer is shown below.




Figure 10-1. Block Diagram of Watch Timer

(1) Clock control

This block controls supplying and stopping the operating clock (fx) when the watch timer operates on the main clock.

(2) 3-bit prescaler

This prescaler divides fx to generate fx/2, fx/4, or fx/8.

(3) 8-bit counter

This 8-bit counter counts the source clock (fBGCS).

(4) 11-bit prescaler

This prescaler divides fw to generate a clock of fw/2⁴ to fw/2¹¹.

(5) 5-bit counter

This counter counts fw or fw/2⁹, and generates a watch timer interrupt request signal at intervals of 2^4 /fw, 2^5 /fw, 2^{12} /fw, or 2^{14} /fw.

(6) Selector

The watch timer has the following five selectors.

- Selector that selects one of fx, fx/2, fx/4, or fx/8 as the source clock of the watch timer
- Selector that selects the main clock (fx) or subclock (fxT) as the clock of the watch timer
- Selector that selects fw or fw/29 as the count clock frequency of the 5-bit counter
- Selector that selects 2⁴/fw, 2¹³/fw, 2⁵/fw, or 2¹⁴/fw as the INTWT signal generation time interval
- Selector that selects 2⁴/fw to 2¹¹/fw as the interval timer interrupt request signal (INTWTI) generation time interval

(7) PRSCM register

This is an 8-bit compare register that sets the interval time.

(8) PRSM register

This register controls clock supply to the watch timer.

(9) WTM register

This is an 8-bit register that controls the operation of the watch timer/interval timer, and sets the interrupt request signal generation interval.

10.3 Control Registers


www.DataSheet4U.com

The following registers are provided for the watch timer.

- Prescaler mode register 0 (PRSM0)
- Prescaler compare register 0 (PRSCM0)
- Watch timer operation mode register (WTM)

(1) Prescaler mode register 0 (PRSM0)

The PRSM0 register controls the generation of the watch timer count clock. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.



- 2. Set the PRSM0 register before setting the BGCE0 bit to 1.
- 3. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is used so as to obtain an fBRG frequency of 32.768 kHz.

(2) Prescaler compare register 0 (PRSCM0)

www.DataSheet4U.com

The PRSCM0 register is an 8-bit compare register. This register can be read or written in 8-bit units. Reset input clears this register to 00H.

	After re	set: 00H	R/W	Address: I	FFFF8B1H	.1				
		7	6	5	4	3	2	1	0	
	PRSCM0	PRSCM07	PRSCM06	PRSCM05	PRSCM04	PRSCM03	PRSCM02	PRSCM01	PRSCM00	
Cautions	 Do not Set the Set the so as to 	PRSCM0	register k Ind PRSC	before se M0 regis	etting the sters acco	PRSM0.B ording to t	BGCE0 bit	t to 1.	quency th	nat is used

The calculation for fBRG is shown below.

 $f_{BRG} = f_{BGCS}/2N$

- Remark fBGCS: Watch timer source clock set by the PRSM0 register
 - N: Set value of the PRSCM0 register = 1 to 256 However, N = 256 when the PRSCM0 register is set to 00H.

(3) Watch timer operation mode register (WTM)

The WTM register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag. Set the PRSM0 register before setting the WTM register.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After res	set: 00H							
	7	6	5	4	3	2	<1>	<0>
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
	WTM7	WTM6	WTM5	WTM4	Selection	of interval t	time of pres	scaler
	0	0	0	0	24/fw (488	μ s: fw = fx	г)	
	0	0	0	1	2 ⁵ /fw (977	μ s: fw = fx	г)	
	0	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	хт)	
	0	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	хт)	
	0	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	хт)	
	0	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	хт)	
	0	1	1	0	2 ¹⁰ /fw (31.3	3 ms: fw =	fхт)	
	0	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fxт)	
	1	0	0	0	24/fw (488	us: fw = fв	RG)	
	1	0	0	1	2 ⁵ /fw (977	μ s: fw = fB	RG)	
	1	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	BRG)	
	1	0	1	1	2 ⁷ /fw (3.90	ms: fw = f	BRG)	
	1	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	BRG)	
	1	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	BRG)	
	1	1	1	0	2 ¹⁰ /fw (31.2	2 ms: fw =	fвяg)	
	1	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fвяg)	

(2/2)

www.DataSneet4U.com

WTM7	WTM3	WTM2	Selection of set time of watch flag
0	0	0	2 ¹⁴ /fw (0.5 s: fw = fxt)
0	0	1	2 ¹³ /fw (0.25 s: fw = fxt)
0	1	0	2 ⁵ /fw (977 μs: fw = fxτ)
0	1	1	2 ⁴ /fw (488 μs: fw = fxτ)
1	0	0	2^{14} /fw (0.5 s: fw = fBRG)
1	0	1	2 ¹³ /fw (0.25 s: fw = f _{BRG})
1	1	0	2 ⁵ /fw (977 μs: fw = f _{BRG})
1	1	1	2 ⁴ /fw (488 μs: fw = fвяg)

WTM1	Control of 5-bit counter operation
0	Clears after operation stops
1	Starts

WTM0	Watch timer operation enable
0	Stops operation (clears both prescaler and 5-bit counter)
1	Enables operation

Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply to operation with fw = 32.768 kHz

10.4 Operation

10.4.1 Operation as watch timer

The watch timer generates an interrupt request signal (INTWT) at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz) or main clock.

The count operation starts when the WTM.WTM1 and WTM.WTM0 bits are set to 11. When the WTM0 bit is cleared to 0, the 11-bit prescaler and 5-bit counter are cleared and the count operation stops.

The time of the watch timer can be adjusted by clearing the WTM1 bit to 0 and then the 5-bit counter when operating at the same time as the interval timer. At this time, an error of up to 15.6 ms may occur for the watch timer, but the interval timer is not affected.

If the main clock is used as the count clock of the watch timer, set the count clock using the PRSM0.BGCS01 and BGCS00 bits, the 8-bit comparison value using the PRSCM0 register, and the count clock frequency (fBRG) of the watch timer to 32.768 kHz.

When the PRSM0.BGCE0 bit is set (1), fBRG is supplied to the watch timer.

fBRG can be calculated by the following expression.

 $f_{BRG} = f_X/(2^{m+1} \times N)$

To set fBRG to 32.768 kHz, perform the following calculation and set the BGCS01 and BGCS00 bits and the PRSCM0 register.

<1> Set N = fx/65,536. Set m = 0.

- <2> When the value resulting from rounding up the first decimal place of N is even, set N before the roundup as N/2 and m as m + 1.
- <3> Repeat <2> until N is odd or m = 3.
- <4> Set the value resulting from rounding up the first decimal place of N to the PRSCM0 register and m to the BGCS01 and BGCS00 bits.

Example: When fx = 4.00 MHz

<1>N = 4,000,000/65,536 = 61.03..., m = 0

<2>, <3> Because N (round up the first decimal place) is odd, N = 61, m = 0.

<4> Set value of PRSCM0 register: 3DH (61), set value of BGCS01 and BGCS00 bits: 00

At this time, the actual fbRG frequency is as follows. $f_{BRG} = fx/(2^{m+1} \times N) = 4,000,000/(2 \times 61)$ = 32.787 kHz

Remark m: Division value (set value of BGCS01 and BGCS00 bits) = 0 to 3

N: Set value of PRSCM0 register = 1 to 256

However, N = 256 when PRSCM0 register is set to 00H.

fx: Main clock oscillation frequency

10.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a preset count value.

The interval time can be selected by the WTM4 to WTM7 bits of the WTM register.

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = fxT = 32.768 kHz)
0	0	0	1	$2^5 \times 1/fw$	977 μ s (operating at fw = fxT = 32.768 kHz)
0	0	1	0	$2^6 \times 1/\text{fw}$	1.95 ms (operating at fw = fxt = 32.768 kHz)
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = fxT = 32.768 kHz)
0	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fxT = 32.768 kHz)
0	1	0	1	$2^9 \times 1/\text{fw}$	15.6 ms (operating at fw = fxT = 32.768 kHz)
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fxT = 32.768 kHz)
0	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fxT = 32.768 kHz)
1	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	0	1	$2^{5} \times 1/fw$	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at fw = fBRG = 32.768 kHz)
1	0	1	1	$2^7 \times 1/\text{fw}$	3.91 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	0	$2^{8} \times 1/fw$	7.81 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/\text{fw}$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fBRG = 32.768 kHz)

Table 10-1. Interval Time of Interval Timer

Remark fw: Watch timer clock frequency





Figure 10-2. Operation Timing of Watch Timer/Interval Timer

10.4.3 Cautions

Some time is required before the first watch timer interrupt request signal (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 1).

Figure 10-3. Example of Generation of Watch Timer Interrupt Request Signal (INTWT) (When Interrupt Cycle = 0.5 s)



11.1 Functions


Watchdog timer 2 has the following functions.


- Default-start watchdog timer^{Note 1}
 - → Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDT2RES signal)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)^{Note 2}
- Input selectable from main clock, internal oscillation clock, and subclock as the source clock
 - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed via this function, or clear watchdog timer 2 once and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fr/2¹⁹) do not need to be changed.
 - 2. For the non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), see 19.2.2 (2) From INTWDT2 signal.

11.2 Configuration

www.DataSheet4U.com

The following shows the block diagram of watchdog timer 2.





Watchdog timer 2 includes the following hardware.

 Table 11-1. Configuration of Watchdog Timer 2

Item	Configuration
Control registers	Watchdog timer mode register 2 (WDTM2) Watchdog timer enable register (WDTE)

11.3 Registers

www.DataSheet4U.com


(1) Watchdog timer mode register 2 (WDTM2)

The WDTM2 register sets the overflow time and operation clock of watchdog timer 2. This register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release.

Reset input sets this register to 67H.

Caution Accessing the WDTM2 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock




						Clock Selection		www.Da
WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	100 kHz (MIN.)	200 kHz (TYP.)	400 kHz (MAX.)
0	0	0	0	0	2 ¹² /f _R	41.0 ms	20.5 ms	10.2 ms
0	0	0	0	1	2 ¹³ /f _R	81.9 ms	41.0 ms	20.5 ms
0	0	0	1	0	2 ¹⁴ /f _R	163.8 ms	81.9 ms	41.0 ms
0	0	0	1	1	2 ¹⁵ /f _R	327.7 ms	163.8 ms	81.9 ms
0	0	1	0	0	2 ¹⁶ /f _R	655.4 ms	327.7 ms	163.8 ms
0	0	1	0	1	2 ¹⁷ /f _R	1,310.7 ms	655.4 ms	327.7 ms
0	0	1	1	0	2 ¹⁸ /f _R	2,621.4 ms	1,310.7 ms	655.4 ms
0	0	1	1	1	2 ¹⁹ /f _R	5,242.9 ms	2,621.47 ms	1,310.7 ms
						fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz
0	1	0	0	0	2 ¹⁸ /fxx	13.1 ms	16.4 ms	26.2 ms
0	1	0	0	1	2 ¹⁹ /fxx	26.2 ms	32.8 ms	52.4 ms
0	1	0	1	0	2 ²⁰ /fxx	52.4 ms	65.5 ms	104.9 ms
0	1	0	1	1	2 ²¹ /fxx	104.9 ms	131.1 ms	209.7 ms
0	1	1	0	0	2 ²² /fxx	209.7 ms	262.1 ms	419.4 ms
0	1	1	0	1	2 ²³ /fxx	419.4 ms	524.3 ms	838.9 ms
0	1	1	1	0	2 ²⁴ /fxx	838.9 ms	1,048.6 ms	1,677.7 ms
0	1	1	1	1	2 ²⁵ /fxx	1,677.7 ms	2,097.2 ms	3,355.4 ms
						fxt = 32.768 kHz		
1	×	0	0	0	2 ⁹ /fхт	15.625 ms		
1	×	0	0	1	2 ¹⁰ /fxT	31.25 ms		
1	×	0	1	0	2 ¹¹ /fxT	62.5 ms		
1	×	0	1	1	2 ¹² /fxT	125 ms		
1	×	1	0	0	2 ¹³ /fxT	250 ms		
1	×	1	0	1	2 ¹⁴ /fxT	500 ms		
1	×	1	1	0	2 ¹⁵ /fxT	1,000 ms		
1	×	1	1	1	2 ¹⁶ /fxT	2,000 ms		

Table 11-2. Watchdog Timer 2 Clock Selection

(2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units.

Reset input sets this register to 9AH.



11.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset using byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using an 8-bit memory manipulation instruction. After this, the operation of watchdog timer 2 cannot be stopped.

The WDCS24 to WDCS20 bits of the WDTM2 register are used to select the watchdog timer 2 loop detection time interval.

Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation has started, write ACH to WDTE within the loop detection time interval.

If the time interval expires without ACH being written to the WDTE register, a reset signal (WDT2RES) or a nonmaskable interrupt request signal (INTWDT2) is generated, depending on the set values of the WDM21 and WDTM2.WDM20 bits.

When the WDTM2.WDM21 bit is set to 1 (reset mode), if a WDT overflow occurs during oscillation stabilization after a reset or standby is released, no internal reset will occur and the CPU clock will switch to the internal oscillation clock.

To not use watchdog timer 2, write 00H to the WDTM2 register.

For the non-maskable interrupt servicing while the non-maskable interrupt request mode is set, see 19.2.2 (2) From INTWDT2 signal.

12.1 Function

The real-time output function transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data by hardware to an external device via the output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called the real-time output function (RTO).

Because RTO can output signals without jitter, it is suitable for controlling a stepper motor.

In the V850ES/JG2, one 6-bit real-time output port channel is provided.

The real-time output port can be set to the port mode or real-time output port mode in 1-bit units.

12.2 Configuration

www.DataSheet4U.com

The block diagram of RTO is shown below.




Figure 12-1. Block Diagram of RTO

RTO includes the following hardware.

Item	Configuration
Registers	Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)

(1) Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)

www.DataSheet4U.com

The RTBL0 and RTBH0 registers are 4-bit registers that hold preset output data.

These registers are mapped to independent addresses in the peripheral I/O register area.

These registers can be read or written in 8-bit or 1-bit units.

Reset input clears these registers to 00H.

If an operation mode of 4 bits \times 1 channel or 2 bits \times 1 channel is specified (RTPC0.BYTE0 bit = 0), data can be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits \times 1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0 and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 12-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.

After res	et: 00H	R/W	Address:	RTBL0 FFF	FF6E0H, F	RTBH0 FFI	FF6E2H		
	7	6	5	4	3	2	1	0	_
RTBL0					RTBL03	RTBL02	RTBL01	RTBL00	
RTBH0	0	0	RTBH05	RTBH04					1 1 1
Caution	 Cautions 1. When writing to bits 6 and 7 of the RTBH0 register, always write 0. 2. Accessing the RTBL0 and RTBH0 registers is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers. When the CPU operates with the subclock and the main clock oscillation is stopped When the CPU operates with the internal oscillation clock 							he following peripheral I/O	

Table 12-2.	Operation During Manipulation of RTBL0 and RTBH0 Register	ſS
-------------	--	----

Operation Mode	Register to Be	Re	ad	Write ^{Note}		
	Manipulated	Higher 4 Bits	Lower 4 Bits	Higher 4 Bits	Lower 4 Bits	
4 bits \times 1 channel,	RTBL0	RTBH0	RTBL0	Invalid	RTBL0	
2 bits \times 1 channel	RTBH0	RTBH0	RTBL0	RTBH0	Invalid	
6 bits \times 1 channel	RTBL0	RTBH0	RTBL0	RTBH0	RTBL0	
	RTBH0	RTBH0	RTBL0	RTBH0	RTBL0	

Note After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a real-time output trigger is generated.

12.3 Registers

www.DataSheet4U.com

RTO is controlled using the following two registers.

- Real-time output port mode register 0 (RTPM0)
- Real-time output port control register 0 (RTPC0)

(1) Real-time output port mode register 0 (RTPM0)

The RTPM0 register selects the real-time output port mode or port mode in 1-bit units. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

After res	set: 00H	R/W	Address: F	FFFF6E4H	ł				
	7	6	5	4	3	2	1	0	
RTPM0	0	0	RTPM05	RTPM04	RTPM03	RTPM02	RTPM01	RTPM00	
	RTPM0m		Contro	ol of real-tir	ne output p	oort (m = 0	to 5)		
	0	Real-time	e output dis	abled					
	1	Real-time	e output ena	abled					
Cautior	ena tim 2. If r (R1 3. In d	abled to re output real-time FP00 to R order to r	real-time , and the output is TP05) all use this re	output a bits set to s disable output 0 egister as	mong the port mo ed (RTPC , regardle s the real	e RTP00 f ode outpu DE0 bit = ess of the -time out	to RTP05 It 0. 0), the RTPM0 I put pins	signals real-time register s	o RTP05), set

(2) Real-time output port control register 0 (RTPC0)

The RTPC0 register is a register that sets the operation mode and output trigger of the real-time output port. The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 12-3.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After res	et: 00H	R/W	Address: F	FFFF6E5H	I				
	<7>	6	5	4	3	2	1	0	
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0	0	0	0	0	
	RTPOE0		Control of real-time output operation						
	0	Disables o	s operation ^{Note 1}						
	1	Enables o	peration						
		1							
	RTPEG0			Valid edge	of INTTPO	CC0 signa	l		
	0	Falling ed	ge ^{Note 2}						
	1	Rising edg	ge						
	BYTE0	S	pecificatio	n of channe	el configura	tion for rea	al-time outp	ut	
	0	4 bits \times 2 of	channels, a	2 bits $ imes$ 2 ch	nannels				
	1	6 bits \times 2 of	channels						
 Notes 1. When the real-time output operation is disabled (RTPOE0 bit = 0), all the bits of the real-time output signals (RTP00 to RTP05) output "0". 2. The INTTP0CC0 signal is output for 1 clock of the count clock selected by TMP0. 									
Caution	n Set th	e RTPEG	0, BYTE0	, and EXT	R0 bits o	only whe	n RTPOE	0 bit = 0.	

Table 12-3. Operation Modes and Output Triggers of Real-Time Output Port


BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits \times 1 channel,	INTTP5CC0	INTTP4CC0
	1	2 bits \times 1 channel	INTTP4CC0	INTTP0CC0
1	0	6 bits \times 1 channel	INTTP4CC0	
	1		INTTP0CC0	


12.4 Operation

www.DataSheet4U.com

If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits for which real-time output is enabled by the RTPM0 register is output from the RTP00 to RTP05 bits. The bits for which real-time output is disabled by the RTPM0 register output 0.

If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTP00 to RTP05 signals output 0 regardless of the setting of the RTPM0 register.





Remark For the operation during standby, see **CHAPTER 21 STANDBY FUNCTION**.

12.5 Usage

www.DataSheet4U.com

- (1) Disable real-time output. Clear the RTPC0.RTPOE0 bit to 0.
- (2) Perform initialization as follows.
 - Set the alternate-function pins of port 5 Set the PFC5.PFC5m bit and PFCE5.PFCE5m bit to 1, and then set the PMC5.PMC5m bit to 1 (m = 0 to 5).
 - Specify the real-time output port mode or port mode in 1-bit units.
 - Set the RTPM0 register.
 - Channel configuration: Select the trigger and valid edge.
 Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
 - Set the initial values to the RTBH0 and RTBL0 registers^{Note 1}.
- (3) Enable real-time output. Set the RTPOE0 bit = 1.
- (4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is generated^{Note 2}.
- (5) Set the next real-time output value to the RTBH0 and RTBL0 registers via interrupt servicing corresponding to the selected trigger.
 - **Notes 1.** If the RTBH0 and RTBL0 registers are written when the RTPOE0 bit = 0, that value is transferred to real-time output latches 0H and 0L, respectively.
 - **2.** Even if the RTBH0 and RTBL0 registers are written when the RTPOE0 bit = 1, data is not transferred to real-time output latches 0H and 0L.

12.6 Cautions

- (1) Prevent the following conflicts by software.
 - Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output trigger.
 - Conflict between writing to the RTBH0 and RTBL0 registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
- (3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0 registers before enabling real-time output again (RTPOE0 bit = $0 \rightarrow 1$).

CHAPTER 13 A/D CONVERTER

13.1 Overview

The A/D converter converts analog input signals into digital values, has a resolution of 10 bits, and can handle 12 analog input signal channels (ANI0 to ANI11).

The A/D converter has the following features.

- O 10-bit resolution
- O 12 channels
- O Successive approximation method
- O Operating voltage: AVREF0 = 3.0 to 3.6 V
- O Analog input voltage: 0 V to AVREF0
- O The following functions are provided as operation modes.
 - Continuous select mode
 - Continuous scan mode
 - One-shot select mode
 - One-shot scan mode
- O The following functions are provided as trigger modes.
 - Software trigger mode
 - External trigger mode (external, 1)
 - Timer trigger mode
- O Power-fail monitor function (conversion result compare function)

13.2 Functions

(1) 10-bit resolution A/D conversion

An analog input channel is selected from ANI0 to ANI11, and an A/D conversion operation is repeated at a resolution of 10 bits. Each time A/D conversion has been completed, an interrupt request signal (INTAD) is generated.

(2) Power-fail detection function

This function is used to detect a drop in the battery voltage. The result of A/D conversion (the value of the ADA0CRnH register) is compared with the value of the ADA0PFT register, and the INTAD signal is generated only when a specified comparison condition is satisfied (n = 0 to 11).

13.3 Configuration

www.DataSheet4U.com

The block diagram of the A/D converter is shown below.




Figure 13-1. Block Diagram of A/D Converter

The A/D converter includes the following hardware.

Table 13-1.	Configuration of A/D Converter
-------------	--------------------------------

Item	Configuration
Analog inputs	12 channels (ANI0 to ANI11 pins)
Registers	Successive approximation register (SAR) A/D conversion result registers 0 to 11 (ADA0CR0 to ADA0CR11) A/D conversion result registers 0H to 11H (ADCR0H to ADCR11H): Only higher 8 bits can be read
Control registers	A/D converter mode registers 0 to 2 (ADA0M0 to ADA0M2) A/D converter channel specification register 0 (ADA0S) Power fail compare mode register (ADA0PFM) Power fail compare threshold value register (ADA0PFT)

(1) Successive approximation register (SAR)

The SAR register compares the voltage value of the analog input signal with the voltage tap (compare voltage) value from the series resistor string, and holds the comparison result starting from the most significant bit (MSB).

When the comparison result has been held down to the least significant bit (LSB) (i.e., when A/D conversion is complete), the contents of the SAR register are transferred to the ADA0CRn register.

Remark n = 0 to 11

(2) A/D conversion result register n (ADA0CRn), A/D conversion result register nH (ADA0CRnH)

The ADA0CRn register is a 16-bit register that stores the A/D conversion result. ADA0ARn consist of 12 registers and the A/D conversion result is stored in the 10 higher bits of the AD0CRn register corresponding to analog input. (The lower 6 bits are fixed to 0.)

(3) A/D converter mode register 0 (ADA0M0)

This register specifies the operation mode and controls the conversion operation by the A/D converter.

(4) A/D converter mode register 1 (ADA0M1)

This register sets the conversion time of the analog input signal to be converted.

(5) A/D converter mode register 2 (ADA0M2)

This register sets the hardware trigger mode.

(6) A/D converter channel specification register (ADA0S)

This register sets the input port that inputs the analog voltage to be converted.

(7) Power-fail compare mode register (ADA0PFM)

This register sets the power-fail monitor mode.

(8) Power-fail compare threshold value register (ADA0PFT)

The ADA0PFT register sets a threshold value that is compared with the value of A/D conversion result register nH (ADA0CRnH). The 8-bit data set to the ADA0PFT register is compared with the higher 8 bits of the A/D conversion result register (ADA0CRnH).

(9) Controller

The controller compares the result of the A/D conversion (the value of the ADA0CRnH register) with the value of the ADA0PFT register when A/D conversion is completed or when the power-fail detection function is used, and generates the INTAD signal only when a specified comparison condition is satisfied.

(10) Sample & hold circuit

The sample & hold circuit samples each of the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

(11) Voltage comparator

The voltage comparator compares a voltage value that has been sampled and held with the voltage value of the series resistor string.

(12) Series resistor string

This series resistor string is connected between AV_{REF0} and AV_{SS} and generates a voltage for comparison with the analog input signal.

(13) ANI0 to ANI11 pins

These are analog input pins for the 12 A/D converter channels and are used to input analog signals to be converted into digital signals. Pins other than the one selected as the analog input by the ADA0S register can be used as input port pins.

Caution Make sure that the voltages input to the ANI0 to ANI11 pins do not exceed the rated values. In particular if a voltage of AVREFO or higher is input to a channel, the conversion value of that channel becomes undefined, and the conversion values of the other channels may also be affected.

(14) AVREFO pin

This is the pin used to input the reference voltage of the A/D converter. Always make the potential at this pin the same as that at the V_{DD} pin even when the A/D converter is not used. The signals input to the ANI0 to ANI11 pins are converted to digital signals based on the voltage applied between the AV_{REF0} and AV_{SS} pins.

(15) AVss pin

This is the ground pin of the A/D converter. Always make the potential at this pin the same as that at the Vss pin even when the A/D converter is not used.

13.4 Registers

www.DataSheet4U.com

(1/0)

The A/D converter is controlled by the following registers.

- A/D converter mode registers 0, 1, 2 (ADA0M0, ADA0M1, ADA0M2)
- A/D converter channel specification register 0 (ADA0S)
- Power-fail compare mode register (ADA0PFM)

The following registers are also used.

- A/D conversion result register n (ADA0CRn)
- A/D conversion result register nH (ADA0CRnH)
- Power-fail compare threshold value register (ADA0PFT)

(1) A/D converter mode register 0 (ADA0M0)

The ADA0M0 register is an 8-bit register that specifies the operation mode and controls conversion operations. This register can be read or written in 8-bit or 1-bit units. However, ADA0EF bit is read-only. Reset input clears this register to 00H.

Caution Accessing the ADA0M0 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After re	set: 00H	R/W	Address: F	FFFF200H	ł			
	<7>	6	5	4	3	2	1	<0>
ADA0M0	ADA0CE	0	ADA0MD1	ADA0MD0	ADA0ETS1	ADA0ETS0	ADA0TMD	ADA0EF
	ADA0CE			A/D co	onversion o	control		
	0	Stops A/E) conversio	n				
	1	Enables /	VD conver	sion				
	ADA0MD1	ADA0MD0	S	pecification	of A/D cor	nverter ope	ration mode	Э
	0	0	Continuo	ous select n	node			
	0	1	Continuo	ous scan m	ode			
	1	0	One-sho	t select mo	de			
	1	1	One-sho	t scan mod	le			

(2/2)

www.DataSheet4U.com

ADA0ETS1	ADA0ETS0	Specification of external trigger (ADTRG pin) input valid edge
0	0	No edge detection
0	1	Falling edge detection
1	0	Rising edge detection
1	1	Detection of both rising and falling edges

ADA0TMD	Trigger mode specification
0	Software trigger mode
1	External trigger mode/timer trigger mode

ADA0EF	A/D converter status display
0	A/D conversion stopped
1	A/D conversion in progress

Cautions 1. A write operation to bit 0 is ignored.

- 2. Changing the ADA0M1.ADA0FR2 to ADA0M1.ADA0FR0 bits is prohibited while A/D conversion is enabled (ADA0CE bit = 1).
- 3. In the following modes, write data to the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT registers while A/D conversion is stopped (ADA0CE bit = 0), and then enable the A/D conversion operation (ADA0CE bit = 1).
 - Normal conversion mode
 - One-shot select mode/one-shot scan mode in high-speed conversion mode

If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers are written in the other modes during A/D conversion (ADA0EF bit = 1), the following will be performed according to the mode.

- In software trigger mode
 A/D conversion is stopped and started again from the beginning.
- In hardware trigger mode

A/D conversion is stopped, and the trigger standby status is set.

- 4. To select the external trigger mode/timer trigger mode (ADA0TMD bit = 1), set the high-speed conversion mode (ADA0M1.ADA0HS1 bit = 1). Do not input a trigger during stabilization time that is inserted once after the A/D conversion operation is enabled (ADA0CE bit = 1).
- 5. When not using the A/D converter, stop the operation by setting the ADA0CE bit to 0 to reduce the power consumption.

(2) A/D converter mode register 1 (ADA0M1)

The ADA0M1 register is an 8-bit register that specifies the conversion time. This register can be read or written in 8-bit or 1-bit units.

www.DataSheet4U.com

Reset input clears this bit to 00H.

After res	set: 00H	R/W	Address:	FFFF201H					
	7	6	5	4	3	2	1	0	
ADA0M1	ADA0HS1	0	0	0	0	ADA0FR2	ADA0FR1	ADA0FR0	
	ADA0HS1	•			mode/high	n-speed mode	e (A/D conve	ersion time)	
	0		onversion						
	1	High-spe	ed convers	sion mode					
	A0M0.AD	A0CE bit	t = 1).						
the stat	high-spe	ed conve time tha	ersion m	ode (ADA	0HS1 b	it = 1). C	o not in	put a trig	bit = 1), set gger during is enabled
3. Be s	sure to cl	ear bits 6	6 to 3 to "	0".					
Remark For A/D	conversio	on time se	etting exar	nples, see	Tables ⁻	13-2 and 1	3-3 .		

ADA0FR2 to		A/D Co	nversion Time		
ADA0FR0 Bits	Stabilization Time + Conversion Time + Wait Time	fxx = 20 MHz	fxx = 16 MHz	fxx = 4 MHz	Trigger Response Time
000	13/fxx + 26/fxx + 26/fxx	Setting prohibited	Setting prohibited	16.25 <i>μ</i> s	4/fxx
001	26/fxx + 52/fxx + 52/fxx	6.5 <i>μ</i> s	8.125 <i>μ</i> s	Setting prohibited	5/fxx
010	39/fxx + 78/fxx + 78/fxx	9.75 <i>µ</i> s	12.1875 <i>μ</i> s	Setting prohibited	6/fxx
011	50/fxx + 104/fxx + 104/fxx	12.9 <i>µ</i> s	16.125 <i>μ</i> s	Setting prohibited	7/fxx
100	50/fxx + 130/fxx + 130/fxx	15.5 <i>μ</i> s	19.375 <i>μ</i> s	Setting prohibited	8/fxx
101	50/fxx + 156/fxx + 156/fxx	18.1 <i>µ</i> s	22.625 <i>µ</i> s	Setting prohibited	9/fxx
110	50/fxx + 182/fxx + 182/fxx	20.7 <i>µ</i> s	Setting prohibited	Setting prohibited	10/fxx
111	50/fxx + 208/fxx + 208/fxx	23.3 <i>µ</i> s	Setting prohibited	Setting prohibited	11/fxx

Table 13-2. Conversion Time Selection in Normal Conversion Mode (ADA0HS1 Bit = 0)

Remark Stabilization time: A/D converter setup time (1 μ s or longer)

Conversion time: Actual A/D conversion time (2.6 to 10.4 μ s)

Wait time: Wait time inserted before the next conversion

Trigger response time: If a software trigger, external trigger, or timer trigger is generated after the stabilization time, it is inserted before the conversion time.

In the normal conversion mode, the conversion is started after the stabilization time elapsed from the ADA0M0.ADA0CE bit is set to 1, and A/D conversion is performed only during the conversion time (2.6 to 10.4 μ s). Operation is stopped after the conversion ends and the A/D conversion end interrupt request signal (INTAD) is generated after the wait time is elapsed.

Because the conversion operation is stopped during the wait time, operation current can be reduced.

Caution Set as 2.6 μ s \leq conversion time \leq 10.4 μ s.

www.DataSheet4U.com

ADA0FR2 to		A/D C	Conversion Time		www.DataShee
ADA0FR0 Bits	Conversion Time (+ Stabilization Time)	fxx = 20 MHz	fxx = 16 MHz	fxx = 4 MHz	Trigger Response Time
000	26/fxx (+ 13/fxx)	Setting prohibited	Setting prohibited	6.5 μs (+ 3.25 μs)	4/fxx
001	52/fxx (+ 26/fxx)	2.6 μs (+ 1.3 μs)	3.25 μs (+ 1.625 μs)	Setting prohibited	5/fxx
010	78/fxx (+ 39/fxx)	3.9 μs (+ 1.95 μs)	4.875 μs (+ 2.4375 μs)	Setting prohibited	6/fxx
011	104/fxx (+ 50/fxx)	5.2 μs (+ 2.5 μs)	6.5 μs (+ 3.125 μs)	Setting prohibited	7/fxx
100	130/fxx (+ 50/fxx)	6.5 μs (+ 2.5 μs)	8.125 μs (+ 3.125 μs)	Setting prohibited	8/fxx
101	156/fxx (+ 50/fxx)	7.8 μs (+ 2.5 μs)	9.75 μs (+ 3.125 μs)	Setting prohibited	9/fxx
110	182/fxx (+ 50/fxx)	9.1 μs (+ 2.5 μs)	Setting prohibited	Setting prohibited	10/fxx
111	208/fxx (+ 50/fxx)	10.4 μs (+ 2.5 μs)	Setting prohibited	Setting prohibited	11/fxx

Table 13-3. Conversion Time Selection in High-Speed Conversion Mode (ADA0HS1 Bit = 1)

Remark Conversion time: Actual A/D conversion time (2.6 to 10.4 μ s)

Stabilization time: A/D converter setup time (1 μ s or longer)

Trigger response time: If a software trigger, external trigger, or timer trigger is generated after the stabilization time, it is inserted before the conversion time.

In the high-speed conversion mode, the conversion is started after the stabilization time elapsed from the ADA0M0.ADA0CE bit is set to 1, and A/D conversion is performed only during the conversion time (2.6 to 10.4 μ s). The A/D conversion end interrupt request signal (INTAD) is generated immediately after the conversion ends.

In continuous conversion mode, the stabilization time is inserted only before the first conversion, and not inserted after the second conversion (the A/D converter remains running).

Caution Set as 2.6 μ s \leq conversion time \leq 10.4 μ s.

(3) A/D converter mode register 2 (ADA0M2)

The ADA0M2 register specifies the hardware trigger mode. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

	7	6	5	4	3	2	1	0			
ADA0M2	2 0	0	0	0	0	0	ADA0TMD1	ADA0TMD0			
	ADA0TMD1	ADA0TMD0		Specifica	tion of hard	dware trig	lger mode				
	0	0	External t	rigger mod	le (when Al	DTRG pir	n valid edge d	letected)			
	0										
		(when INTTP2CC0 interrupt request generated)									
	1	0		ger mode		auget ag	orotod)				
			(when INTTP2CC1 interrupt request generated)								
	1	1	Setting pr	rohibited							
autions 1. Ir	topped (AD	A0M0.AD					-	e A/D conve onversion o			
(/	ADA0CE bit Normal co		mode								
(<i>)</i> •		nversion		hot scan	mode in	high-sp	eed conver	sion mode			

(4) Analog input channel specification register 0 (ADA0S)

The ADA0S register specifies the pin that inputs the analog voltage to be converted into a digital signal. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After re	set: 00H	R/W	Address: F	-FFFF202F	1			
	7	6	5	4	3	2	1	0
ADA0S	0	0	0	0	ADA0S3	ADA0S2	ADA0S1	ADA0S0
							-	
	ADA0S3	ADA0S2	ADA0S1	ADA0S0	Select mode		Scan mode	
	0	0	0	0	ANI0		ANIO	
	0	0	0	1	ANI1		ANIO, AN	NI1
	0	0	1	0	ANI2 ANI3 ANI4 ANI5		ANI0 to A	ANI2
	0	0	1	1			ANI0 to ANI3	
	0	1	0	0			ANI0 to ANI4	
	0	1	0	1			ANI0 to ANI5	
	0	1	1	0	ANI6		ANI0 to ANI6	
	0	1	1	1	ANI7		ANI0 to ANI7	
	1	0	0	0	ANI8		ANI0 to ANI8	
	1	0	0	1	ANI9		ANI0 to A	ANI9
	1	0	1	0	ANI10		ANI0 to A	ANI10
	1	0	1	1	ANI11		ANI0 to A	ANI11
	1	1	0	0	Setting pr	ohibited	Setting p	rohibited
	1	1	0	1	Setting pr	ohibited	Setting p	rohibited
	1	1	1	0	Setting pr	ohibited	Setting p	rohibited
	1	1	1	1	Setting pr	ohibited	Setting p	rohibited

- Cautions 1. In the following modes, write data to the ADA0S register while A/D conversion is stopped (ADA0M0.ADA0CE bit = 0), and then enable the A/D conversion operation (ADA0CE bit = 1).
 - Normal conversion mode
 - One-shot select mode/one-shot scan mode in high-speed conversion mode
 - 2. Be sure to clear bits 7 to 4 to "0".

(5) A/D conversion result registers n, nH (ADA0CRn, ADA0CRnH)


The ADA0CRn and ADA0CRnH registers store the A/D conversion results.

www.DataSheet4U.com

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADA0CRn register for 16-bit access and the ADA0CRnH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10 bits of the ADA0CRn register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are read from the ADA0CRnH register.

Caution Accessing the ADA0CRn and ADA0CRnH registers is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock



The relationship between the analog voltage input to the analog input pins (ANI0 to ANI11) and the A/D conversion result (ADA0CRn register) is as follows.

$$SAR = INT \left(\frac{V_{IN}}{AV_{REF0}} \times 1,024 + 0.5\right)$$

$$\mathsf{ADA0CR}^{\mathsf{Note}} = \mathsf{SAR} \times 64$$


Or,


$$(\mathsf{SAR} - 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{1,024} \le \mathsf{VIN} < (\mathsf{SAR} + 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{1,024}$$

INT():	Function that returns the integer of the value in () $% \left({{{\bf{x}}_{i}}} \right)$
VIN:	Analog input voltage
AVREF0:	AVREF0 pin voltage
ADA0CR:	Value of ADA0CRn register

Note The lower 6 bits of the ADA0CRn register are fixed to 0.

The following shows the relationship between the analog input voltage and the A/D conversion results.





(6) Power-fail compare mode register (ADA0PFM)

The ADA0PFM register is an 8-bit register that sets the power-fail compare mode.

www.DataSheet4U.com

This register can be read or written in 8-bit or 1-bit units.


Reset input clears this register to 00H.

	<7>	6	5	4	3	2	1	0			
ADA0PFM	ADA0PFE	ADA0PFC	0	0	0	0	0	0			
	ADA0PFE	DA0PFE Selection of power-fail compare enable/disable									
	0	Power-fail compare disabled									
	1	Power-fail c	ompare	enabled							
	ADA0PFC		Se	election of p	ower-fail c	ompare mo	ode				
	0	Generates a	in interrup	ot request si	gnal (INTAI	D) when AD	A0CRnH ≥	ADA0PFT			
	1										
valu the ADA	ie of the A condition A0CRn reg	DA0CRnH specified gister and	registe by the the INT	er specifie e ADA0PF AD signa	ed by the FC bit, th	ADA0S ro le convei	egister. I sion res	f the res ult is st			
the ADA the	ie of the A condition AOCRn reg interrupt s	ADA0CRnH specified gister and signal is no	registe by the the INT ot genei	er specifie ADA0PF AD signa rated.	ed by the ^E C bit, th I is gene	ADA0S re le conver rated. If	egister. I sion res it does r	f the res ult is st not matc			
valu the ADA the 2. In t con the INTA gen the con	ue of the A condition AOCRn reg interrupt s he scan r tents of th ADA0PFC AD signal erated. R conversio	DA0CRnH specified gister and signal is no node, the he ADA0Cl bit, the o is genera legardless on result is lowever, th	registe by the the INT of gener 8-bit da ROH reg convers ted. If of the o s stored	er specifie ADA0PF AD signa rated. ata set to gister. If ion resul it does comparise d in the a	ed by the FC bit, the I is gene the ADJ the result t is store not mate ADA0CRr	ADA0S re- ne conver- nated. If AOPFT re- the matcher ed in the ch, however- n register	egister. I sion res it does r gister is s the con ADA0CI ver, the I n operation	f the res ult is st not matc compar ndition s R0 regis NTAD si on is con e scan c			

(7) Power-fail compare threshold value register (ADA0PFT)

The ADA0PFT register sets the compare value in the power-fail compare mode. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.



13.5 Operation

13.5.1 Basic operation

- <1> Set the operation mode, trigger mode, and conversion time for executing A/D conversion by using the ADA0M0, ADA0M1, ADA0M2, and ADA0S registers. When the ADA0CE bit of the ADA0M0 register is set, conversion is started in the software trigger mode and the A/D converter waits for a trigger in the external or timer trigger mode.
- <2> When A/D conversion is started, the voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <3> When the sample & hold circuit samples the input channel for a specific time, it enters the hold status, and holds the input analog voltage until A/D conversion is complete.
- <4> Set bit 9 of the successive approximation register (SAR). The tap selector selects (1/2) AVREF0 as the voltage tap of the series resistor string.
- <5> The voltage difference between the voltage of the series resistor string and the analog input voltage is compared by the voltage comparator. If the analog input voltage is higher than (1/2) AVREF0, the MSB of the SAR register remains set. If it is lower than (1/2) AVREF0, the MSB is reset.
- <6> Next, bit 8 of the SAR register is automatically set and the next comparison is started. Depending on the value of bit 9, to which a result has been already set, the voltage tap of the series resistor string is selected as follows.

• Bit 9 = 1: (3/4) AVREF0

• Bit 9 = 0: (1/4) AVREF0

This voltage tap and the analog input voltage are compared and, depending on the result, bit 8 is manipulated as follows.

Analog input voltage \geq Voltage tap: Bit 8 = 1 Analog input voltage \leq Voltage tap: Bit 8 = 0

- <7> This comparison is continued to bit 0 of the SAR register.
- <8> When comparison of the 10 bits is complete, the valid digital result is stored in the SAR register, which is then transferred to and stored in the ADA0CRn register. After that, an A/D conversion end interrupt request signal (INTAD) is generated.
- <9> In one-shot select mode, conversion is stopped^{Note}. In one-shot scan mode, conversion is stopped after scanning once^{Note}. In continuous select mode, repeat steps <2> to <8> until the ADA0M0.ADA0CE bit is cleared to 0. In continuous scan mode, repeat steps <2> to <8> for each channel.
 - **Note** In the external trigger mode, timer trigger mode 0, or timer trigger mode 1, the trigger standby status is entered.
 - **Remark** The trigger standby status means the status after the stabilization time has passed.

13.5.2 Conversion operation timing

www.DataSheet4U.com




Figure 13-3. Conversion Operation Timing (Continuous Conversion)

13.5.3 Trigger mode

The timing of starting the conversion operation is specified by setting a trigger mode. The trigger mode includes a software trigger mode and hardware trigger modes. The hardware trigger modes include timer trigger modes 0 and 1, and external trigger mode. The ADA0M0.ADA0TMD bit is used to set the trigger mode. The hardware trigger modes are set by the ADA0M2.ADA0TMD1 and ADA0M2.ADA0TMD0 bits.

(1) Software trigger mode

When the ADA0M0.ADA0CE bit is set to 1, the signal of the analog input pin (ANI0 to ANI11 pin) specified by the ADA0S register is converted. When conversion is complete, the result is stored in the ADA0CRn register. At the same time, the A/D conversion end interrupt request signal (INTAD) is generated.

If the operation mode specified by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits is the continuous select/scan mode, the next conversion is started, unless the ADA0CE bit is cleared to 0 after completion of the first conversion. Conversion is performed once and ends if the operation mode is the one-shot select/scan mode.

When conversion is started, the ADA0M0.ADA0EF bit is set to 1 (indicating that conversion is in progress). If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the conversion is aborted and started again from the beginning. However, writing to these registers is prohibited in the normal conversion mode and one-shot select mode/one-shot scan mode in the high-speed conversion mode.

(2) External trigger mode

In this mode, converting the signal of the analog input pin (ANI0 to ANI11) specified by the ADA0S register is started when an external trigger is input (to the ADTRG pin). Which edge of the external trigger is to be detected (i.e., the rising edge, falling edge, or both rising and falling edges) can be specified by using the ADA0M0.ADA0ETS1 and ADA0M0.ATA0ETS0 bits. When the ADA0CE bit is set to 1, the A/D converter waits for the trigger, and starts conversion after the external trigger has been input.

When conversion is completed, the result of conversion is stored in the ADA0CRn register, regardless of whether the continuous select, continuous scan, one-shot select, or one-shot scan mode is set as the operation mode by the ADA0MD1 and ADA0MD0 bits. At the same time, the INTAD signal is generated, and the A/D converter waits for the trigger again.

When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during the conversion operation, the conversion is aborted, and the A/D converter waits for the trigger again. However, writing to these registers is prohibited in the one-shot select mode/one-shot scan mode.

Caution To select the external trigger mode, set the high-speed conversion mode. Do not input a trigger during stabilization time that is inserted once after the A/D conversion operation is enabled (ADA0M0.ADA0CE bit = 1).

Remark The trigger standby status means the status after the stabilization time has passed.

(3) Timer trigger mode

In this mode, converting the signal of the analog input pin (ANI0 to ANI11) specified by the ADAOS register is started by the compare match interrupt request signal (INTTP2CC0 or INTTP2CC1) of the capture/compare register connected to the timer. The INTTP2CC0 or INTTP2CC1 signal is selected by the ADAOTMD1 and ADAOTMD0 bits, and conversion is started at the rising edge of the specified compare match interrupt request signal. When the ADAOCE bit is set to 1, the A/D converter waits for a trigger, and starts conversion when the compare match interrupt request signal of the timer is input.

When conversion is completed, regardless of whether the continuous select, continuous scan, one-shot select, or one-shot scan mode is set as the operation mode by the ADA0MD1 and ADA0MD0 bits, the result of the conversion is stored in the ADA0CRn register. At the same time, the INTAD signal is generated, and the A/D converter waits for the trigger again.

When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the conversion is stopped and the A/D converter waits for the trigger again. However, writing to these registers is prohibited in the one-shot select mode/one-shot scan mode.

Caution To select the timer trigger mode, set the high-speed conversion mode. Do not input a trigger during stabilization time that is inserted once after the A/D conversion operation is enabled (ADA0M0.ADA0CE bit = 1).

Remark The trigger standby status means the status after the stabilization time has passed.

13.5.4 Operation mode

Four operation modes are available as the modes in which to set the ANI0 to ANI11 pins: continuous select mode, continuous scan mode, one-shot select mode, and one-shot scan mode.

The operation mode is selected by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits.

(1) Continuous select mode

In this mode, the voltage of one analog input pin selected by the ADA0S register is continuously converted into a digital value.

The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode, an analog input pin corresponds to an ADA0CRn register on a one-to-one basis. Each time A/D conversion is completed, the A/D conversion end interrupt request signal (INTAD) is generated. After completion of conversion, the next conversion is started, unless the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 11).





Figure 13-4. Timing Example of Continuous Select Mode Operation (ADA0S Register = 01H)

(2) Continuous scan mode

In this mode, analog input pins are sequentially selected, from the ANIO pin to the pin specified by the ADAOS register, and their values are converted into digital values.

The result of each conversion is stored in the ADA0CRn register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated, and A/D conversion is started again from the ANI0 pin, unless the ADA0CE bit is cleared to 0 (n = 0 to 11).






(3) One-shot select mode

In this mode, the voltage on the analog input pin specified by the ADA0S register is converted into a digital value only once.

The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode, an analog input pin and an ADA0CRn register correspond on a one-to-one basis. When A/D conversion has been completed once, the INTAD signal is generated. The A/D conversion operation is stopped after it has been completed (n = 0 to 11).






(4) One-shot scan mode

In this mode, analog input pins are sequentially selected, from the ANIO pin to the pin specified by the ADAOS register, and their values are converted into digital values .

Each conversion result is stored in the ADA0CRn register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated. A/D conversion is stopped after it has been completed (n = 0 to 11).





www.DataSheet4U.com

13.5.5 Power-fail compare mode

The A/D conversion end interrupt request signal (INTAD) can be controlled as follows by the ADA0PFM and ADA0PFT registers.


- When the ADA0PFM.ADA0PFE bit = 0, the INTAD signal is generated each time conversion is completed (normal use of the A/D converter).
- When the ADA0PFE bit = 1 and when the ADA0PFM.ADA0PFC bit = 0, the value of the ADA0CRnH register is compared with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is generated only if ADA0CRnH ≥ ADA0PFT.
- When the ADA0PFE bit = 1 and when the ADA0PFC bit = 1, the value of the ADA0CRnH register is compared with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is generated only if ADA0CRnH < ADA0PFT.


Remark n = 0 to 11

In the power-fail compare mode, four modes are available as modes in which to set the ANI0 to ANI11 pins: continuous select mode, continuous scan mode, one-shot select mode, and one-shot scan mode.

(1) Continuous select mode

In this mode, the result of converting the voltage of the analog input pin specified by the ADAOS register is compared with the set value of the ADAOPFT register. If the result of power-fail comparison matches the condition set by the ADAOPFC bit, the conversion result is stored in the ADAOCRn register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADAOCRn register, and the INTAD signal is not generated. After completion of the first conversion, the next conversion is started, unless the ADAOMO.ADAOCE bit is cleared to 0 (n = 0 to 11).





(2) Continuous scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of channel 0 is compared with the value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is not generated.

After the result of the first conversion has been stored in the ADA0CR0 register, the results of sequentially converting the voltages on the analog input pins up to the pin specified by the ADA0S register are continuously stored. After completion of conversion, the next conversion is started from the ANI0 pin again, unless the ADA0CE bit is cleared to 0.






Figure 13-9. Timing Example of Continuous Scan Mode Operation (When Power-Fail Comparison Is Made: ADA0S Register = 03H)

www.DataSheet4U.com

(3) One-shot select mode


In this mode, the result of converting the voltage of the analog input pin specified by the ADAOS register is compared with the set value of the ADAOPFT register. If the result of power-fail comparison matches the condition set by the ADAOPFC bit, the conversion result is stored in the ADAOCRn register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADAOCRn register, and the INTAD signal is not generated. Conversion is stopped after it has been completed.






(4) One-shot scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of channel 0 is compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the INTAD0 signal is not generated. After the result of the first conversion has been stored in the ADA0CR0 register are sequentially stored. The conversion is stopped after it has been completed.





www.DataSheet4U.com

13.6 Cautions

(1) When A/D converter is not used

When the A/D converter is not used, the power consumption can be reduced by clearing the ADA0M0.ADA0CE bit to 0.

(2) Input range of ANI0 to ANI11 pins

Input the voltage within the specified range to the ANI0 to ANI11 pins. If a voltage equal to or higher than AV_{REF0} or equal to or lower than AV_{ss} (even within the range of the absolute maximum ratings) is input to any of these pins, the conversion value of that channel is undefined, and the conversion value of the other channels may also be affected.

(3) Countermeasures against noise

To maintain the 10-bit resolution, the ANI0 to ANI11 pins must be effectively protected from noise. The influence of noise increases as the output impedance of the analog input source becomes higher. To lower the noise, connecting an external capacitor as shown in Figure 13-12 is recommended.




Figure 13-12. Processing of Analog Input Pin

(4) Alternate I/O

The analog input pins (ANI0 to ANI11) function alternately as port pins. When selecting one of the ANI0 to ANI11 pins to execute A/D conversion, do not execute an instruction to read an input port or write to an output port during conversion as the conversion resolution may drop.


Also the conversion resolution may drop at the pins set as output port pins during A/D conversion if the output current fluctuates due to the effect of the external circuit connected to the port pins.

If a digital pulse is applied to a pin adjacent to the pin whose input signal is being converted, the A/D conversion value may not be as expected due to the influence of coupling noise. Therefore, do not apply a pulse to a pin adjacent to the pin undergoing A/D conversion.

(5) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the contents of the ADA0S register are changed. If the analog input pin is changed during A/D conversion, therefore, the result of converting the previously selected analog input signal may be stored and the conversion end interrupt request flag may be set immediately before the ADA0S register is rewritten. If the ADIF flag is read immediately after the ADA0S register is rewritten, the ADIF flag may be set even though the A/D conversion of the newly selected analog input pin has not been completed. When A/D conversion is stopped, clear the ADIF flag before resuming conversion.






(6) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.





(7) AVREF0 pin

www.DataSheet4U.com

- (a) The AVREFO pin is used as the power supply pin of the A/D converter and also supplies power to the alternate-function ports. In an application where a backup power supply is used, be sure to supply the same voltage as VDD to the AVREFO pin as shown in Figure 13-15.
- (b) The AVREF0 pin is also used as the reference voltage pin of the A/D converter. If the source supplying power to the AVREF0 pin has a high impedance or if the power supply has a low current supply capability, the reference voltage may fluctuate due to the current that flows during conversion (especially, immediately after the conversion operation enable bit ADA0CE has been set to 1). As a result, the conversion accuracy may drop. To avoid this, it is recommended to connect a capacitor across the AVREF0 and AVss pins to suppress the reference voltage fluctuation as shown in Figure 13-15.
- (c) If the source supplying power to the AV_{REF0} pin has a high DC resistance (for example, because of insertion of a diode), the voltage when conversion is enabled may be lower than the voltage when conversion is stopped, because of a voltage drop caused by the A/D conversion current.




Figure 13-15. AVREFO Pin Processing Example

(8) Reading ADA0CRn register

When the ADA0M0 to ADA0M2 or ADA0S register is written, the contents of the ADA0CRn register may be undefined. Read the conversion result after completion of conversion and before writing to the ADA0M0 to ADA0M2 and ADA0S registers. The correct conversion result may not be read at a timing different from the above.

(9) Standby mode

Because the A/D converter stops operating in the STOP mode, conversion results are invalid, so power consumption can be reduced. Operations are resumed after the STOP mode is released, but the A/D conversion results after the STOP mode is released are invalid. When using the A/D converter after the STOP mode is released, before setting the STOP mode or releasing the STOP mode, clear the ADA0M0.ADA0CE bit to 0 then set the ADA0CE bit to 1 after releasing the STOP mode.

In the IDLE1, IDLE2, or subclock operation mode, operation continues. To lower the power consumption, therefore, clear the ADA0M0.ADA0CE bit to 0. In the IDLE1 and IDLE2 modes, since the analog input voltage value cannot be retained, the A/D conversion results after the IDLE1 and IDLE2 modes are released are invalid. The results of conversions before the IDLE1 and IDLE2 modes were set are valid.

(10) Restrictions for each mode

www.DataSheet4U.com

- (a) To select the external trigger mode/timer trigger mode, set the high-speed conversion mode. Do not input a trigger during stabilization time that is inserted once after the A/D conversion operation is enabled (ADA0M0.ADA0CE bit = 1).
- (b) In the following modes, write data to the A/D control registers while A/D conversion is stopped (ADA0CE bit = 0), and then enable the A/D conversion operation (ADA0CE bit = 1).
 - Normal conversion mode
 - · One-shot select mode/one-shot scan mode in the high-speed conversion mode

Remark A/D control registers: ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers

(11) Variation of A/D conversion results

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program such as averaging the A/D conversion results.

(12) A/D conversion result hysteresis characteristics

The successive comparison type A/D converter holds the analog input voltage in the internal sample & hold capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Thus, even if the conversion is performed at the same potential, the result may vary.

13.7 How to Read A/D Converter Characteristics Table

This section describes the terms related to the A/D converter.

(1) Resolution

The minimum analog input voltage that can be recognized, i.e., the ratio of an analog input voltage to 1 bit of digital output is called 1 LSB (least significant bit). The ratio of 1 LSB to the full scale is expressed as %FSR (full-scale range). %FSR is the ratio of a range of convertible analog input voltages expressed as a percentage, and can be expressed as follows, independently of the resolution.

1%FSR = (Maximum value of convertible analog input voltage – Minimum value of convertible analog input voltage)/100

 $= (AV_{REF0} - 0)/100$ = AV_{REF0}/100

When the resolution is 10 bits, 1 LSB is as follows:

 $1 \text{ LSB} = 1/2^{10} = 1/1,024$ = 0.098% FSR

The accuracy is determined by the overall error, independently of the resolution.

(2) Overall error

This is the maximum value of the difference between an actually measured value and a theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors. The overall error in the characteristics table does not include the quantization error.






Figure 13-16. Overall Error

(3) Quantization error

This is an error of $\pm 1/2$ LSB that inevitably occurs when an analog value is converted into a digital value. Because the A/D converter converts analog input voltages in a range of $\pm 1/2$ LSB into the same digital codes, a quantization error is unavoidable.

This error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, or differential linearity error in the characteristics table.






(4) Zero-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 0...000 to 0...001 (1/2 LSB).





(5) Full-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 1...110 to 1...111 (full scale – 3/2 LSB).





Figure 13-19. Full-Scale Error

(6) Differential linearity error

Ideally, the width to output a specific code is 1 LSB. This error indicates the difference between the actually measured value and its theoretical value when a specific code is output. This indicates the basic characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is consistently increased bit by bit from AVss to AVREFO. When the input voltage is increased or decreased, or when two or more channels are used, see **13.7 (2) Overall error**.





(7) Integral linearity error

This error indicates the extent to which the conversion characteristics differ from the ideal linear relationship. It indicates the maximum value of the difference between the actually measured value and its theoretical value where the zero-scale error and full-scale error are 0.




Figure 13-21. Integral Linearity Error


(8) Conversion time

This is the time required to obtain a digital output after each trigger has been generated. The conversion time in the characteristics table includes the sampling time.

(9) Sampling time

This is the time for which the analog switch is ON to load an analog voltage to the sample & hold circuit.

Figure 13-22. Sampling Time



CHAPTER 14 D/A CONVERTER

14.1 Functions

The D/A converter has the following functions.

- O 8-bit resolution × 2 channels (DA0CS0, DA0CS1)
- O R-2R ladder method
- O Settling time: 3 μ s max. (when AV_{REF1} is 3.0 to 3.6 V and external load is 20 pF)
- O Analog output voltage: AVREF1 \times m/256 (m = 0 to 255; value set to DA0CSn register)
- O Operation modes: Normal mode, real-time output mode

Remark n = 0, 1

14.2 Configuration

The D/A converter configuration is shown below.




Figure 14-1. Block Diagram of D/A Converter

The D/A converter includes the following hardware.

www.DataSheet4U.com

Table 14-1.	Configuration of D/A Converter
-------------	--------------------------------

Item	Configuration
Control registers	D/A converter mode register (DA0M)
	D/A conversion value setting registers 0, 1 (DA0CS0, DA0CS1)

14.3 Registers

The registers that control the D/A converter are as follows.

- D/A converter mode register (DA0M)
- D/A conversion value setting registers 0, 1 (DA0CS0, DA0CS1)

(1) D/A converter mode register (DA0M)

The DA0M register controls the operation of the D/A converter. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

After res	set: 00H	R/W	Address: F	FFFF282H						
	7	6	<5>	<4>	3	2	1	0		
DA0M	0	0	DA0CE1	DA0CE0	0	0	DA0MD1	DA0MD0		
	DA0CEn	En Control of D/A converter operation enable/disable (n = 0, 1)								
	0	Disables	isables operation							
	1	Enables of	Enables operation							
	DA0MDn		Selection	of D/A conv	erter oper	ation mod	e (n = 0, 1)			
	0	Normal m	ode							
	1	Real-time	output mo	de ^{Note}						
Note The output trig • When n = 0: • When n = 1:	INTTP2C	C0 signal	(see CHA	APTER 7	16-BIT TI	MER/EVI		•		

(2) D/A conversion value setting registers 0, 1 (DA0CS0, DA0CS1)

The DA0CS0 and DA0CS1 registers set the analog voltage value output to the ANO0 and ANO1 pins. These registers can be read or written in 8-bit units. Reset input clears these registers to 00H.

Reset input clears these registers to 00H.

	After res	set: 00H	R/W	Address: [DA0CS0 FF	FFF280H,	DA0CS1 F	FFFF281F	ł	
		7	6	5	4	3	2	1	0	
	DA0CSn	DA0CSn7	DA0CSn6	DA0CSn5	DA0CSn4	DA0CSn3	DA0CSn2	DA0CSn1	DA0CSn0	
Caution	In the real INTTP2CC0 INTTP2CC0)/INTTP3C	CO sig	nals are	e gener	,			•	the the
Remark										

14.4 Operation

www.DataSheet4U.com

14.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the DA0CSn register as the trigger. The setting method is described below.

- <1> Set the DA0M.DA0MDn bit to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DA0CSn register. Steps <1> and <2> above constitute the initial settings.
- <3> Set the DA0M.DA0CEn bit to 1 (D/A conversion enable). D/A conversion starts when this setting is performed.
- <4> To perform subsequent D/A conversions, write to the DA0CSn register. The previous D/A conversion result is held until the next D/A conversion is performed.
- **Remarks 1.** For the alternate-function pin settings, see **Table 4-15 Using Port Pin as Alternate-Function Pin**. **2.** n = 0, 1

14.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTP2CC0 and INTTP3CC0) of TMP2 and TMP3 as triggers.

The setting method is described below.

- <1> Set the DA0M.DA0MDn bit to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DA0CSn register.
- <3> Set the DA0M.DA0CEn bit to 1 (D/A conversion enable). Steps <1> to <3> above constitute the initial settings.
- <4> Operate TMP2 and TMP3.
- <5> D/A conversion starts when the INTTP2CC0 and INTTP3CC0 signals are generated.
- <6> After that, the value set in DA0CSn register is output every time the INTTP2CC0 and INTTP3CC0 signals are generated.

Remarks 1. The output values of the ANO0 and ANO1 pins up to <5> above are undefined.

- 2. For the output values of the ANO0 and ANO1 pins in the HALT, IDLE1, IDLE2, and STOP modes, see CHAPTER 21 STANDBY FUNCTION.
- 3. For the alternate-function pin settings, see Table 4-15 Using Port Pin as Alternate-Function Pin.

14.4.3 Cautions

Observe the following cautions when using the D/A converter of the V850ES/JG2.

www.DataSheet4U.com

- (1) Do not change the set value of the DA0CSn register while the trigger signal is being issued in the real-time output mode.
- (2) Before changing the operation mode, be sure to clear the DA0M.DA0CEn bit to 0.
- (3) When using one of the P10/AN00 and P11/AN01 pins as an I/O port and the other as a D/A output pin, do so in an application where the port I/O level does not change during D/A output.
- (4) Make sure that AVREF0 = VDD = AVREF1 = 3.0 to 3.6 V. If this range is exceeded, the operation is not guaranteed.
- (5) Apply power to AVREF1 at the same timing as AVREF0.
- (6) No current can be output from the ANOn pin (n = 0, 1) because the output impedance of the D/A converter is high. When connecting a resistor of 2 M Ω or less, insert a JFET input operational amplifier between the resistor and the ANOn pin.




Figure 14-2. External Pin Connection Example

(7) Because the D/A converter stops operation in the STOP mode, the ANO0 and ANO1 pins go into a high-impedance state, and the power consumption can be reduced.
In the IDLE1, IDLE2, or subclock operation mode, however, the operation continues. To lower the power consumption, therefore, clear the DA0M.DA0CEn bit to 0.

www.DataShee64U.com

www.DataSheet4U.com

15.1 Mode Switching of UARTA and Other Serial Interfaces

15.1.1 CSIB4 and UARTA0 mode switching

In the V850ES/JG2, CSIB4 and UARTA0 are alternate functions of the same pin and therefore cannot be used simultaneously. Set UARTA0 in advance, using the PMC3 and PFC3 registers, before use.

Caution The transmit/receive operation of CSIB4 and UARTA0 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

Figure 15-1. CSIB4 and UARTA0 Mode Switch Settings

After res	set: 0000H	R/W	Address	: FFFFF44	6H, FFFF	=447H		
	15	14	13	12	11	10	9	8
PMC3	0	0	0	0	0	0	PMC39	PMC38
	7	6	5	4	3	2	1	0
	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
After res	set: 0000H	R/W	Address:	FFFFF46	6H, FFFF	467H		
	15	14	13	12	11	10	9	8
PFC3	0	0	0	0	0	0	PFC39	PFC38
	7	6	5	4	3	2	1	0
	0	0	PFC35	PFC34	PFC33	PFC32	PFC31	PFC30
PFCE3L	7	6 0	5	4	3	2 PFCE32	1	0
		-			-		-	
	PMC32	PFCE32	PFC32			peration mo	ode	
	0	×	×	Port I/O m				
	1	0	0	ASCKA0				
	1	0	1	SCKB4 m	ode			
	PMC3n	PFC3n			Operatio	n mode		
	0	×	Port I/O m	ode				
	1	0	UARTA0 r	mode				
	1	1	CSIB4 mo	de				
	Remarks	1. n = 0), 1 Jon't care					

15.1.2 UARTA2 and I²C00 mode switching

In the V850ES/JG2, UARTA2 and I²C00 are alternate functions of the same pin and therefore cannot be used simultaneously. Set UARTA2 in advance, using the PMC3 and PFC3 registers, before use.

Caution The transmit/receive operation of UARTA2 and I²C00 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

	15	14	13	12	11	10	9	8
PMC3	0	0	0	0	0	0	PMC39	PMC38
	7	6	5	4	3	2	1	0
	PMC37	PMC36	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
After res	et: 0000H	R/W	Address:	FFFFF46	6H, FFFFF	467H		
	15	14	13	12	11	10	9	8
PFC3	0	0	0	0	0	0	PFC39	PFC38
	7	6	5	4	3	2	1	0
	PFC37	PFC36	PFC35	PFC34	PFC33	PFC32	PFC31	PFC30
		PFC3n			Operatio	n mode		
	PMC3n	PFC30			-			
	PMC3n 0	×	Port I/O m	ode				
			Port I/O m UARTA2 r					
	0	×		node				

Figure 15-2. UARTA2 and I²C00 Mode Switch Settings

15.1.3 UARTA1 and I²C02 mode switching

In the V850ES/JG2, UARTA1 and I²C02 are alternate functions of the same pin and therefore cannot be used simultaneously. Set UARTA1 in advance, using the PMC9, PFC9, and PMCE9 registers, before use.

Caution The transmit/receive operation of UARTA1 and I²C02 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

After res	set: 0000H	R/W	Address	: FFFFF45	2H, FFFF	=453H		
	15	14	13	12	11	10	9	8
PMC9	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98
	7	6	5	4	3	2	1	0
	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90
After res	set: 0000H	R/W	Address:	FFFFF47	2H, FFFF	473H		
	15	14	13	12	11	10	9	8
PFC9	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98
	7	6	5	4	3	2	1	0
	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90
After res	set: 0000H	R/W 14	Address:	: FFFFF71 12	2H, FFFFF	713H	9	8
PFCE9	PFCE915	PFCE914	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	PFCE97	PFCE96	PFCE95	PFCE94	PFCE93	PFCE92	PFCE91	PFCE90
	PMC9n	PFCE9n	PFC9n		O	peration mo	ode	
	1	1	0	UARTA1	mode			
	1	1	1	I ² C02 mod	de			
	Remark	n = 0, 1						

Figure 15-3. UARTA1 and I²C02 Mode Switch Settings

15.2 Features

www.DataSheet4U.com

- O Transfer rate: 300 bps to 312.5 kbps (using internal system clock of 20 MHz and dedicated baud rate generator)
- O Full-duplex communication: Internal UARTAn receive data register (UAnRX)

Internal UARTAn transmit data register (UAnTX)

O 2-pin configuration: TXDAn: Transmit data output pin

RXDAn: Receive data input pin

- O Reception error output function
 - Parity error
 - Framing error
 - Overrun error
- O Interrupt sources: 2
 - Reception complete interrupt (INTUAnR):
 - Transmission enable interrupt (INTUAnT):

This interrupt occurs upon transfer of receive data from the receive shift register to receive data register after serial transfer completion, in the reception enabled status.

This interrupt occurs upon transfer of transmit data from the transmit data register to the transmit shift register in the transmission enabled status.


- O Character length: 7, 8 bits
- O Parity function: Odd, even, 0, none
- O Transmission stop bit: 1, 2 bits
- O On-chip dedicated baud rate generator
- O MSB-/LSB-first transfer selectable
- O Transmit/receive data inverted input/output possible
- O SBF (Sync Break Field) transmission/reception in the LIN (Local Interconnect Network) communication format
 - 13 to 20 bits selectable for the SBF transmission
 - Recognition of 11 bits or more possible for SBF reception
 - SBF reception flag provided

Remark n = 0 to 2

15.3 Configuration

www.DataSheet4U.com

The block diagram of the UARTAn is shown below.





UARTAn includes the following hardware.

Table 15-1. Configuration of UARTAn

Item	Configuration
Registers	UARTAn control register 0 (UAnCTL0) UARTAn control register 1 (UAnCTL1) UARTAn control register 2 (UAnCTL2) UARTAn option control register 0 (UAnOPT0) UARTAn status register (UAnSTR) UARTAn receive shift register UARTAn receive data register (UAnRX) UARTAn transmit shift register UARTAn transmit data register (UAnTX)

(1) UARTAn control register 0 (UAnCTL0)

The UAnCTL0 register is an 8-bit register used to specify the UARTAn operation.

(2) UARTAn control register 1 (UAnCTL1)

The UAnCTL1 register is an 8-bit register used to select the input clock for the UARTAn.

(3) UARTAn control register 2 (UAnCTL2)

The UAnCTL2 register is an 8-bit register used to control the baud rate for the UARTAn.

(4) UARTAn option control register 0 (UAnOPT0)

The UAnOPT0 register is an 8-bit register used to control serial transfer for the UARTAn.

(5) UARTAn status register (UAnSTR)

The UAnSTRn register consists of flags indicating the error contents when a reception error occurs. Each one of the reception error flags is set (to 1) upon occurrence of a reception error and is reset (to 0) by reading the UAnSTR register.

(6) UARTAn receive shift register

This is a shift register used to convert the serial data input to the RXDAn pin into parallel data. Upon reception of 1 byte of data and detection of the stop bit, the receive data is transferred to the UAnRX register. This register cannot be manipulated directly.

(7) UARTAn receive data register (UAnRX)

The UAnRX register is an 8-bit register that holds receive data. When 7 characters are received, 0 is stored in the highest bit (when data is received LSB first).

In the reception enabled status, receive data is transferred from the UARTAn receive shift register to the UAnRX register in synchronization with the completion of shift-in processing of 1 frame.

Transfer to the UAnRX register also causes the reception complete interrupt request signal (INTUAnR) to be output.

(8) UARTAn transmit shift register

The transmit shift register is a shift register used to convert the parallel data transferred from the UAnTX register into serial data.

When 1 byte of data is transferred from the UAnTX register, the shift register data is output from the TXDAn pin. This register cannot be manipulated directly.

(9) UARTAn transmit data register (UAnTX)

The UAnTX register is an 8-bit transmit data buffer. Transmission starts when transmit data is written to the UAnTX register. When data can be written to the UAnTX register (when data of one frame is transferred from the UAnTX register to the UARTAn transmit shift register), the transmission enable interrupt request signal (INTUANT) is generated.

www.DataSheet4U.com

15.4 Registers

www.DataSheet4U.com

(1/2)

(1) UARTAn control register 0 (UAnCTL0)

The UAnCTL0 register is an 8-bit register that controls the UARTAn serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset input sets this register to 10H.

After reset: 10H R/W Address: UA0CTL0 FFFFFA00H, UA1CTL0 FFFFFA10H, UA2CTL0 FFFFFA20H <5> <7> <6> <4> 3 2 1 0 UAnCTL0 UAnPWR UAnTXE UAnRXE UAnDIR UAnPS1 UAnPS0 UAnCL UAnSL (n = 0 to 2)UAnPWR UARTAn operation control 0 Disable UARTAn operation (UARTAn reset asynchronously) 1 Enable UARTAn operation The UARTAn operation is controlled by the UAnPWR bit. The TXDAn pin output is fixed to high level by clearing the UAnPWR bit to 0 (fixed to low level if UAnOPT0.UAnTDL bit = 1). UAnTXE Transmission operation enable 0 Disable transmission operation 1 Enable transmission operation • To start transmission, set the UAnPWR bit to 1 and then set the UAnTXE bit to 1. To stop, transmission clear the UAnTXE bit to 0 and then UAnPWR bit to 0. • To initialize the transmission unit, clear the UAnTXE bit to 0, wait for two cycles of the base clock, and then set the UAnTXE bit to 1 again. Otherwise, initialization may not be executed (for the base clock, see 15.7 (1) (a) Base clock). UAnRXE Reception operation enable 0 Disable reception operation 1 Enable reception operation • To start reception, set the UAnPWR bit to 1 and then set the UAnRXE bit to 1. To stop reception, clear the UAnRXE bit to 0 and then UAnPWR bit to 0. • To initialize the reception unit, clear the UAnRXE bit to 0, wait for two periods of the base clock, and then set the UAnRXE bit to 1 again. Otherwise, initialization may not be executed (for the base clock, see 15.7 (1) (a) Base clock).

		Transfer direction	selection				
0	MSB-first	transfer					
1	LSB-first t	transfer					
	ster can be RXE bit = 0.	rewritten only when the UAnPW	R bit = 0 or the UAnTXE bit =				
UAnPS1	UAnPS0	Parity selection during transmission	Parity selection during reception				
0	0	No parity output	Reception with no parity				
0	1	0 parity output	Reception with 0 parity				
1	0	Odd parity output	Odd parity check				
1	1	Even parity output	Even parity check				
	e, the UAnSTR.UAnPE bit is not set. Insmission and reception are performed in the LIN format, clear the and UAnPS0 bits to 00.						
	l and UAnF	and reception are performed in					
UAnPS ⁻	l and UAnF	a and reception are performed in 2S0 bits to 00.					
UAnPS ⁻ UAnCL	and UAnF	a and reception are performed in 2S0 bits to 00.					
UAnPS ⁻ UAnCL 0 1 This regis	Specifica 7 bits 8 bits	a and reception are performed in 2S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWI	frame of transmit/receive data				
UAnPS ⁻ UAnCL 0 1 This regis	Specifica 7 bits 8 bits ster can be	a and reception are performed in 2S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWI	frame of transmit/receive data R bit = 0 or the UAnTXE bit =				
UAnPS ⁻ UAnCL 0 1 This regist the UAnF	Specifica 7 bits 8 bits ster can be	a and reception are performed in 2S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWI	frame of transmit/receive data R bit = 0 or the UAnTXE bit =				
UAnPS ⁻ UAnCL 0 1 This regis the UAnF UAnSL	Specifica 7 bits 8 bits ster can be XE bit = 0.	a and reception are performed in 2S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWI	frame of transmit/receive data R bit = 0 or the UAnTXE bit =				

- (2) UARTAn control register 1 (UAnCTL1) For details, see 15.7 (2) UARTAn control register 1 (UAnCTL1).
- (3) UARTAn control register 2 (UAnCTL2) For details, see 15.7 (3) UARTAn control register 2 (UAnCTL2).

(4) UARTAn option control register 0 (UAnOPT0)

The UAnOPT0 register is an 8-bit register that controls the serial transfer operation of the UARTAn register. This register can be read or written in 8-bit or 1-bit units. Reset input sets this register to 14H.

				JA2OPT0	EEEEA23	н		
	<7>	6	5	4	3	2	1	0
UAnOPT0	UAnSRF	-	-		-	L UAnSLS0	1	-
(n = 0 to 2)	UANOT I	UAIISITI	UAIISTT	UAII3L32	UANGLO		UAITUL	UAIIIDE
(11 = 0.10.2)					:			
	UAnSRF				F reception	0		
	0		UAnCTL0			CTL0.UAnR	XE bit = 0	are set.
	1	During SE	3F receptio	n				
	• The UAr		held at 1 w	, ,		LIN commu n error occi		en SBF
	UAnSRT			SBF	reception	trigger		
	0				-			
	1	SBF rece	ption trigge	r				
	"0" is alw receptior	ays read. 1.	For SBF re	ception, se	et the UAns	Munication	I) to enable	
	UAnSTT			SBF ti	ransmissio	n trigger		
	0				_			
		SBF trans	smission tri	gger				
	1			riggor bit d	urina LIN a	communica	tion, and w	hen read,

				(2/2 www.Datashe
UAnSLS2	UAnSLS1	UAnSLS0	SBF transmit length selection	
1	0	1	13-bit output (reset value)	
1	1	0	14-bit output	
1	1	1	15-bit output	
0	0	0	16-bit output	
0	0	1	17-bit output	
0	1	0	18-bit output	
0	1	1	19-bit output	
1	0	0	20-bit output	
This regis	ter can be	set when th	The UAnPWR bit = 0 or when the UAnTXE bit = 0 .	
UAnTDL			Transmit data level bit	
0	Normal ou	utput of tran	sfer data	
-		utout of tro		
1	Inverted c	uipui oi iia	nsfer data	
• The out	out level of	the TXDAn	nsfer data pin can be inverted using the UAnTDL bit. the UAnPWR bit = 0 or when the UAnTXE bit = 0.	
• The out	out level of	the TXDAn	pin can be inverted using the UAnTDL bit.]
The out This reg	out level of ister can b	the TXDAn	pin can be inverted using the UAnTDL bit. the UAnPWR bit = 0 or when the UAnTXE bit = 0. Receive data level bit	
The out This reg UAnRDL	out level of ister can b Normal in	the TXDAn e set when	pin can be inverted using the UAnTDL bit. the UAnPWR bit = 0 or when the UAnTXE bit = 0. Receive data level bit fer data	

(5) UARTAn status register (UAnSTR)

The UAnSTR register is an 8-bit register that displays the UARTAn transfer status and reception error contents. This register can be read or written in 8-bit or 1-bit units, but the UAnTSF bit is a read-only bit, while the UAnPE, UAnFE, and UAnOVE bits can both be read and written. However, these bits can only be cleared by writing 0; they cannot be set by writing 1 (even if 1 is written to them, the value is retained). The initialization conditions are shown below.

Register/Bit	Initialization Conditions
UAnSTR register	ResetUAnCTL0.UAnPWR = 0
UAnTSF bit	• UAnCTL0.UAnTXE = 0
UAnPE, UAnFE, UAnOVE bits	0 writeUAnCTL0.UAnRXE = 0

After re	set: 00H	R/W	Address: L	JA0STR FF	FFFA04H,	UA1STR F	FFFFA14	٦,			
			L	JA2STR FF	FFFA24H						
	<7>	6	5	4	3	<2>	<1>	<0>			
UAnSTR	UAnTSF	0	0	0	0	UAnPE	UAnFE	UAnOVE			
(n = 0 to 2)											
	UAnTSF			Tra	nsfer statu	s flag					
	0	• When,	When the UAnPWR bit = 0 or the UAnTXE bit = 0 has been set. When, following transfer completion, there was no next data transfer from UAnTX register								
	1	Write to	UAnTX regi	ster							
	initializing	the trans	always 1 wl mission uni ransmit data bit = 1.	t, check tha	t the UAn1	SF bit = 0	before per	forming			
	UAnPE			P	arity error f	lag					
	0		he UAnPW 0 has been	R bit = 0 or		0	nas been se	ət.			
	1	When pa	arity of data	and parity l	oit do not n	natch durin	g receptior	l.			
	The UAn	PE bit car	1 and UAn be read an writing 1 to i	d written, bu	it it can only						
	UAnFE			Fra	ming error	flag					
	0		the UAnPW 0 has been		the UAnR	KE bit = 0 h	has been se	ət			
	1	When no	o stop bit is	detected du	iring recep	tion					
	of the UA • The UAr writing 0	AnCTL0.L NFE bit ca	f the receive JAnSL bit. In be both re it cannot be	ead and wri	tten, but it	can only be	e cleared b	у			
	UAnOVE			Ove	errun error	flag					
	0		the UAnPW 0 has been		the UAnR	KE bit = 0 h	nas been se	et.			
	1		ceive data l			AnRX regist receive da					
		receive									

(6) UARTAn receive data register (UAnRX)


The UAnRX register is an 8-bit buffer register that stores parallel data converted by the receive shift register. The data stored in the receive shift register is transferred to the UAnRX register upon completion of reception of 1 byte of data.

During LSB-first reception when the data length has been specified as 7 bits, the receive data is transferred to bits 6 to 0 of the UAnRX register and the MSB always becomes 0. During MSB-first reception, the receive data is transferred to bits 7 to 1 of the UAnRX register and the LSB always becomes 0.

When an overrun error (UAnOVE) occurs, the receive data at this time is not transferred to the UAnRX register and is discarded.

This register is read-only, in 8-bit units.

In addition to reset input, the UAnRX register can be set to FFH by clearing the UAnCTL0.UAnPWR bit to 0.




(7) UARTAn transmit data register (UAnTX)

The UAnTX register is an 8-bit register used to set transmit data.

This register can be read or written in 8-bit units.

Reset input sets this register to FFH.



15.5 Interrupt Request Signals

www.DataSheet4U.com

The following two interrupt request signals are generated from UARTAn.

- Reception complete interrupt request signal (INTUAnR)
- Transmission enable interrupt request signal (INTUAnT)

The default priority for these two interrupt request signals is reception complete interrupt request signal then transmission enable interrupt request signal.

Interrupt	Priority
Reception complete	High
Transmission enable	Low

Table 15-2. Interrupts and Their Default Priorities

(1) Reception complete interrupt request signal (INTUAnR)

A reception complete interrupt request signal is output when data is shifted into the receive shift register and transferred to the UAnRX register in the reception enabled status.

When a reception complete interrupt request signal is received and the data is read, read the UAnSTR register and check that the reception result is not an error.

No reception complete interrupt request signal is generated in the reception disabled status.

(2) Transmission enable interrupt request signal (INTUAnT)

If transmit data is transferred from the UAnTX register to the UARTAn transmit shift register with transmission enabled, the transmission enable interrupt request signal is generated.

15.6 Operation

www.DataSheet4U.com

15.6.1 Data format

Full-duplex serial data reception and transmission is performed.

As shown in Figure 15-5, one data frame of transmit/receive data consists of a start bit, character bits, parity bit, and stop bit(s).

Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and specification of MSB/LSB-first transfer are performed using the UAnCTL0 register.

Moreover, control of UART output/inverted output for the TXDAn bit is performed using the UAnOPT0.UAnTDL bit.

- Start bit 1 bit
- Character bits......7 bits/8 bits
- Parity bit Even parity/odd parity/0 parity/no parity
- Stop bit.....1 bit/2 bits

Figure 15-5. UARTA Transmit/Receive Data Format

www.DataSheet4U.com

					— 1 d	lata fra	me —					
	Start bit	D0	D1	D2	D3	D4	D5	D6	D7	Parity bit	Stop bit	
) 8-bit data ler	ngth, M	ISB fi	rst, ev	en pa	rity, 1	stop	bit, tra	insfer	data:	55H		
					— 1 c	lata fra	me					
	Start bit	D7	D6	D5	D4	D3	D2	D1	D0	Parity bit	Stop bit	
8-bit data ler	ngth, M	ISB fi	rst, ev	en pa	rity, 1	stop	bit, tra	insfer	data:	55H, 1	XDAn	inversion
	-				— 1 c	lata fra	me —					
	Start bit	D7	D6	D5	— 1 c D4	lata fra D3	me — D2	D1	D0	Parity bit	Stop bit	
7-bit data ler	bit		D6 st, ode	D5 d pari	D4 ty, 2 s	D3 top bi	D2 ts, tra	D1	D0 data:	bit		
) 7-bit data ler	bit		D6 st, ode	D5 d pari	D4 ty, 2 s	D3 top bi	D2 ts, tra	D1 nsfer	D0 data:	bit 36H		
7-bit data ler	bit ngth, L - Start bit	SB fir	D6 st, od	D5 d pari	D4 ty, 2 s — 1 c	D3 top bi lata fra D4	D2 ts, tra me — D5	D1 nsfer D6	D0 data: Parity bit	bit 36H Stop bit	bit	
	bit ngth, L - Start bit	SB fir	D6 st, odd D1 st, no	D5 d pari D2 parity	D4 ty, 2 s — 1 c D3	D3 top bi lata fra D4 op bit,	D2 ts, tra me — D5 trans	D1 nsfer D6	D0 data: Parity bit	bit 36H Stop bit	bit	

15.6.2 SBF transmission/reception format

The V850ES/JG2 has an SBF (Sync Break Field) transmission/reception control function to enable use of the LIN function.

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 15-6 and 15-7 outline the transmission and reception manipulations of LIN.




Figure 15-6. LIN Transmission Manipulation Outline

Notes 1. The interval between each field is controlled by software.

- 2. SBF output is performed by hardware. The output width is the bit length set by the UAnOPT0.UAnSBL2 to UAnOPT0.UAnSBL0 bits. If even finer output width adjustments are required, such adjustments can be performed using the UAnCTLn.UAnBRS7 to UAnCTLn.UAnBRS0 bits.
- **3.** 80H transfer in the 8-bit mode is substituted for the wakeup signal frame.
- **4.** A transmission enable interrupt request signal (INTUAnT) is output at the start of each transmission. The INTUAnT signal is also output at the start of each SBF transmission.




Figure 15-7. LIN Reception Manipulation Outline

www.DataSheet4U.com

- Notes 1. The wakeup signal is sent by the pin edge detector, UARTAn is enabled, and the SBF reception mode is set.
 - 2. The receive operation is performed until detection of the stop bit. Upon detection of SBF reception of 11 or more bits, normal SBF reception end is judged, and an interrupt signal is output. Upon detection of SBF reception of less than 11 bits, an SBF reception error is judged, no interrupt signal is output, and the mode returns to the SBF reception mode.
 - 3. If SBF reception ends normally, an interrupt request signal is output. The timer is enabled by an SBF reception complete interrupt. Moreover, error detection for the UAnSTR.UAnOVE, UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed and UART communication error detection processing and UARTAn receive shift register and data transfer of the UAnRX register are not performed. The UARTAn receive shift register holds the initial value, FFH.
 - 4. The RXDAn pin is connected to TI (capture input) of the timer, the transfer rate is calculated, and the baud rate error is calculated. The value of the UAnCTL2 register obtained by correcting the baud rate error after dropping UARTA enable is set again, causing the status to become the reception status.
 - **5.** Check-sum field distinctions are made by software. UARTAn is initialized following CSF reception, and the processing for setting the SBF reception mode again is performed by software.


15.6.3 SBF transmission

When the UAnCTL0.UAnPWR bit = UAnCTL0.UAnTXE bit = 1, the transmission enabled status is entered, and SBF transmission is started by setting (to 1) the SBF transmission trigger (UAnOPT0.UAnSTT bit).

Thereafter, a low level the width of bits 13 to 20 specified by the UAnOPT0.UAnSLS2 to UAnOPT0.UAnSLS0 bits is output. A transmission enable interrupt request signal (INTUAnT) is generated upon SBF transmission start. Following the end of SBF transmission, the UAnSTT bit is automatically cleared. Thereafter, the UART transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to the UAnTX register, or until the SBF transmission trigger (UAnSTT bit) is set.

Figure 15-8. SBF Transmission



15.6.4 SBF reception

The reception enabled status is achieved by setting the UAnCTL0.UAnPWR bit to 1 and then setting the UAnCTL0.UAnRXE bit to 1.

The SBF reception wait status is set by setting the SBF reception trigger (UAnOPT0.UAnSTR bit) to 1.

In the SBF reception wait status, similarly to the UART reception wait status, the RXDAn pin is monitored and start bit detection is performed.

Following detection of the start bit, reception is started and the internal counter counts up according to the set baud rate.

When a stop bit is received, if the SBF width is 11 or more bits, normal processing is judged and a reception complete interrupt request signal (INTUAnR) is output. The UAnOPT0.UAnSRF bit is automatically cleared and SBF reception ends. Error detection for the UAnSTR.UAnOVE, UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed and UART communication error detection processing is not performed. Moreover, data transfer of the UARTAn reception shift register and UAnRX register is not performed and FFH, the initial value, is held. If the SBF width is 10 or fewer bits, reception is terminated as error processing without outputting an interrupt, and the SBF reception mode is returned to. The UAnSRF bit is not cleared at this time.




Figure 15-9. SBF Reception

15.6.5 UART transmission

A high level is output to the TXDAn pin by setting the UAnCTL0.UAnPWR bit to 1.

www.DataSheet4U.com

Next, the transmission enabled status is set by setting the UAnCTL0.UAnTXE bit to 1, and transmission is started by writing transmit data to the UAnTX register. The start bit, parity bit, and stop bit are automatically added.

Since the CTS (transmit enable signal) input pin is not provided in UARTAn, use a port to check that reception is enabled at the transmit destination.

The data in the UAnTX register is transferred to the UARTAn transmit shift register upon the start of the transmit operation.

A transmission enable interrupt request signal (INTUAnT) is generated upon completion of transmission of the data of the UAnTX register to the UARTAn transmit shift register, and thereafter the contents of the UARTAn transmit shift register are output to the TXDAn pin.

Write of the next transmit data to the UAnTX register is enabled after the INTUAnT signal is generated.




Figure 15-10. UART Transmission

15.6.6 Continuous transmission procedure

UARTAn can write the next transmit data to the UAnTX register when the UARTAn transmit shift register starts the shift operation. The transmit timing of the UARTAn transmit shift register can be judged from the transmission enable interrupt request signal (INTUANT).

An efficient communication rate is realized by writing the data to be transmitted next to the UAnTX register during transfer.

Caution When initializing transmissions during the execution of continuous transmissions, make sure that the UAnSTR.UAnTSF bit is 0, then perform the initialization. Transmit data that is initialized when the UAnTSF bit is 1 cannot be guaranteed.




Figure 15-11. Continuous Transmission Processing Flow




Figure 15-12. Continuous Transmission Operation Timing

www.DataSheet4U.com

15.6.7 UART reception

The reception wait status is set by setting the UAnCTL0.UAnPWR bit to 1 and then setting the UAnCTL0.UAnRXE bit to 1. In the reception wait status, the RXDAn pin is monitored and start bit detection is performed.

Start bit detection is performed using a two-step detection routine.

First the rising edge of the RXDAn pin is detected and sampling is started at the falling edge. The start bit is recognized if the RXDAn pin is low level at the start bit sampling point. After a start bit has been recognized, the receive operation starts, and serial data is saved to the UARTAn receive shift register according to the set baud rate.

When the reception complete interrupt request signal (INTUAnR) is output upon reception of the stop bit, the data of the UARTAn receive shift register is written to the UAnRX register. However, if an overrun error (UAnSTR.UAnOVE bit) occurs, the receive data at this time is not written to the UAnRX register and is discarded.

Even if a parity error (UAnSTR.UAnPE bit) or a framing error (UAnSTR.UAnFE bit) occurs during reception, reception continues until the reception position of the first stop bit, and INTUAnR is output following reception completion.




Figure 15-13. UART Reception

- Cautions 1. Be sure to read the UAnRX register even when a reception error occurs. If the UAnRX register is not read, an overrun error occurs during reception of the next data, and reception errors continue occurring indefinitely.
 - 2. The operation during reception is performed assuming that there is only one stop bit. A second stop bit is ignored.
 - 3. When reception is completed, read the UAnRX register after the reception complete interrupt request signal (INTUAnR) has been generated, and clear the UAnPWR or UAnRXE bit to 0. If the UAnPWR or UAnRXE bit is cleared to 0 before the INTUAnR signal is generated, the read value of the UAnRX register cannot be guaranteed.
 - 4. If receive completion processing (INTUAnR signal generation) of UARTAn and the UAnPWR bit = 0 or UAnRXE bit = 0 conflict, the INTUAnR signal may be generated in spite of these being no data stored in the UAnRX register.


To complete reception without waiting INTUARR signal generation, be sure to clear (0) the interrupt request flag (UAnRIF) of the UAnRIC register, after setting (1) the interrupt mask flag (UAnRMK) of the interrupt control register (UAnRIC) and then set (1) the UAnPWR bit = 0 or UAnRXE bit = 0.

15.6.8 Reception errors

Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception result error flags are set in the UAnSTR register and a reception complete interrupt request signal (INTUAnR) is output when an error occurs.

It is possible to ascertain which error occurred during reception by reading the contents of the UAnSTR register. Clear the reception error flag by writing 0 to it after reading it.

• Receive data read flow



• Reception error causes

Error Flag	Reception Error	Cause
UAnPE	Parity error	Received parity bit does not match the setting
UAnFE	Framing error	Stop bit not detected
UAnOVE	Overrun error	Reception of next data completed before data was read from receive buffer

When reception errors occur, perform the following procedures depending upon the kind of error.

www.DataSheet4U.com

• Parity error

If false data is received due to problems such as noise in the reception line, discard the received data and retransmit.

• Framing error

A baud rate error may have occurred between the reception side and transmission side or the start bit may have been erroneously detected. Since this is a fatal error for the communication format, check the operation stop in the transmission side, perform initialization processing each other, and then start the communication again.

• Overrun error

Since the next reception is completed before reading receive data, 1 frame of data is discarded. If this data was needed, do a retransmission.

Caution If a receive error interrupt occurs during continuous reception, read the contents of the UAnSTR register must be read before the next reception is completed, then perform error processing.

15.6.9 Parity types and operations

www.DataSheet4U.com

Caution When using the LIN function, fix the UAnPS1 and UAnPS0 bits of the UAnCTL0 register to 00.

The parity bit is used to detect bit errors in the communication data. Normally the same parity is used on the transmission side and the reception side.

In the case of even parity and odd parity, it is possible to detect odd-count bit errors. In the case of 0 parity and no parity, errors cannot be detected.

(a) Even parity

(i) During transmission

The number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so as to be an even number. The parity bit values are as follows.

- Odd number of bits whose value is "1" among transmit data: 1
- Even number of bits whose value is "1" among transmit data: 0

(ii) During reception

The number of bits whose value is "1" among the reception data, including the parity bit, is counted, and if it is an odd number, a parity error is output.

(b) Odd parity

(i) During transmission

Opposite to even parity, the number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so that it is an odd number. The parity bit values are as follows.

- Odd number of bits whose value is "1" among transmit data: 0
- Even number of bits whose value is "1" among transmit data: 1

(ii) During reception

The number of bits whose value is "1" among the receive data, including the parity bit, is counted, and if it is an even number, a parity error is output.

(c) 0 parity

During transmission, the parity bit is always made 0, regardless of the transmit data.

During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the parity bit is 0 or 1.

(d) No parity

No parity bit is added to the transmit data.

Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.

15.6.10 Receive data noise filter

This filter samples the RXDAn pin using the base clock of the prescaler output.

www.DataSheet4U.com

When the same sampling value is read twice, the match detector output changes and the RXDAn signal is sampled as the input data. Therefore, data not exceeding 2 clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 15-15**). See **15.7 (1) (a) Base clock** regarding the base clock.

Moreover, since the circuit is as shown in Figure 15-14, the processing that goes on within the receive operation is delayed by 3 clocks in relation to the external signal status.







Figure 15-15. Timing of RXDAn Signal Judged as Noise



15.7 Dedicated Baud Rate Generator

The dedicated baud rate generator consists of a source clock selector block and an 8-bit programmable counter, and generates a serial clock during transmission and reception with UARTAn. Regarding the serial clock, a dedicated baud rate generator output can be selected for each channel.

There is an 8-bit counter for transmission and another one for reception.

(1) Baud rate generator configuration




Figure 15-16. Configuration of Baud Rate Generator

(a) Base clock

When the UAnCTL0.UAnPWR bit is 1, the clock selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits is supplied to the 8-bit counter. This clock is called the base clock (fuclk).

(b) Serial clock generation

A serial clock can be generated by setting the UAnCTL1 register and the UAnCTL2 register (n = 0 to 2). The base clock is selected by UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits. The frequency division value for the 8-bit counter can be set using the UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits.

(2) UARTAn control register 1 (UAnCTL1)

The UAnCTL1 register is an 8-bit register that selects the UARTAn base clock. This register can be read or written in 8-bit units. Reset input clears this register to 00H. www.DataSheet4U.com

	7	6	5	4	FFFA21H 3	2	1	0
UAnCTL1	0	0	0	0	UAnCKS3L			
(n = 0 to 2)		Ū	ů	Ū			0,	07 01 100
(1 = 0 to 2)					D		(6)	
		UAnCKS2				ase clock	(fuclk) selec	ction
	0	0	0	0	fxx			
	0	0	0	1	fxx/2			
	0	0	1	0	fxx/4			
	0	0	1	1	fxx/8			
	0	1	0	0	fxx/16			
	0	1	0	1	fxx/32			
	0	1	1	0	fxx/64			
	0	1	1	1	fxx/128			
	1	0	0	0	fxx/256			
	1	0	0	1	fxx/512			
	1	0	1	0	fxx/1,024			
	1	0	1	1	External c	lock ^{Note} (A	ASCKA0 pir	n)
		Other tha	an above	1	Setting pr	ohibited	-	
	Note Or			setting U	ARTA1 and		2 is prohit	bited.

Caution Clear the UAnCTL0.UAnPWR bit to 0 before rewriting the UAnCTL1 register.

(3) UARTAn control register 2 (UAnCTL2)

The UAnCTL2 register is an 8-bit register that selects the baud rate (serial transfer speed) clock of UARTAN. This register can be read or written in 8-bit units. Reset input sets this register to FFH.

Caution Clear the UAnCTL0.UAnPWR bit to 0 or clear the UAnTXE and UAnRXE bits to 00 before rewriting the UAnCTL2 register.

	UA2CTL2 FFFFA22H									
	7	6	6	5	4	3		2	1	0
UAnCTL2	UAnBRS7UAnBRS6UAnBRS5UAnBRS4UAnBRS3UAnBRS2UAnBRS1UAnBRS0									
(n = 0 to 2)										
	UAn	UAn	UAn	UAn	UAn	UAn	UAn	UAn	Default	Serial
	BRS7	BRS6	BRS5	BRS4	BRS3	BRS2	BRS1	BRS0	(k)	clock
	0	0	0	0	0	0	×	×	×	Setting prohibited
	0	0	0	0	0	1	0	0	4	fuclк/4
	0	0	0	0	0	1	0	1	5	fuclk/5
	0	0	0	0	0	1	1	0	6	fuclk/6
	:	:	:	:	:	:	:	:	:	:
	1	1	1	1	1	1	0	0	252	fuclк/252
	1	1	1	1	1	1	0	1	253	fuclк/253
	1	1	1	1	1	1	1	0	254	fuclк/254
	1	1	1	1	1	1	1	1	255	fuclк/255
Remark fuclk: Clock frequency selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits										

(4) Baud rate

The baud rate is obtained by the following equation.

www.DataSheet4U.com

Baud rate =
$$\frac{f_{UCLK}}{2 \times k}$$
 [bps]

When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at UARTA0, calculate using the above equation).

Baud rate =
$$\frac{fxx}{2^{m+1} \times k}$$
 [bps]

Remark fuclik = Frequency of base clock selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits fxx: Main clock frequency

- m = Value set using the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits (m = 0 to 10)
- k = Value set using the UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (k = 4 to 255)

The baud rate error is obtained by the following equation.

Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Target baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

= $\left(\frac{\text{fuclk}}{2 \times \text{k} \times \text{Target baud rate}} - 1\right) \times 100 [\%]$

When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at UARTA0, calculate the baud rate error using the above equation).

Error (%) =
$$\left(\frac{f_{XX}}{2^{m+1} \times k \times \text{Target baud rate}} - 1\right) \times 100 \text{ [%]}$$

- Cautions 1. The baud rate error during transmission must be within the error tolerance on the receiving side.
 - 2. The baud rate error during reception must satisfy the range indicated in (5) Allowable baud rate range during reception.

To set the baud rate, perform the following calculation for setting the UAnCTL1 and UAnCTL2 registers (when using internal clock).

<1> Set k to fxx/($2 \times$ target baud rate) and m to 0.

<2> If k is 256 or greater ($k \ge 256$), reduce k to half (k/2) and increment m by 1 (m + 1).

- <3> Repeat Step <2> until k becomes less than 256 (k < 256).
- <4> Round off the first decimal point of k to the nearest whole number.

If k becomes 256 after round-off, perform Step <2> again to set k to 128.

<5> Set the value of m to UAnCTL1 register and the value of k to the UAnCTL2 register.

Example: When fxx = 20 MHz and target baud rate = 153,600 bps $<1> k = 20,000,000/(2 \times 153,600) = 65.10..., m = 0$ <2>, <3> k = 65.10... < 256, m = 0 <4> Set value of UAnCTL2 register: k = 65 = 41H, set value of UAnCTL1 register: m = 0Actual baud rate = 20,000,000/(2 × 65) = 153,846 [bps] Baud rate error = {20,000,000/(2 × 65 × 153,600) - 1} × 100 = 0.160 [%]

The representative examples of baud rate settings are shown below.

Baud Rate	fxx = 20 MHz			fxx = 18.874 MHz			fxx = 16 MHz			fxx = 10 MHz		
(bps)	UAnCTL1	UAnCTL2	ERR (%)	UAnCTL1	UAnCTL2	ERR (%)	UAnCTL1	UAnCTL2	ERR (%)	UAnCTL1	UAnCTL2	ERR (%)
300	08H	82H	0.16	07H	F6H	-0.10	07H	D0H	0.16	07H	82H	0.16
600	07H	82H	0.16	06H	F6H	-0.10	06H	D0H	0.16	06H	82H	0.16
1,200	06H	82H	0.16	05H	F6H	-0.10	05H	D0H	0.16	05H	82H	0.16
2,400	05H	82H	0.16	04H	F6H	-0.10	04H	D0H	0.16	04H	82H	0.16
4,800	04H	82H	0.16	03H	F6H	-0.10	03H	D0H	0.16	03H	82H	0.16
9,600	03H	82H	0.16	02H	F6H	-0.10	02H	D0H	0.16	02H	82H	0.16
19,200	02H	82H	0.16	01H	F6H	-0.10	01H	D0H	0.16	01H	82H	0.16
31,250	01H	A0H	0	01H	97H	-0.01	01H	80H	0	00H	A0H	0
38,400	01H	82H	0.16	00H	F6H	-0.10	00H	D0H	0.16	00H	82H	0.16
76,800	00H	82H	0.16	00H	7BH	-0.10	00H	68H	0.16	00H	41H	0.16
153,600	00H	41H	0.16	00H	3DH	0.72	00H	34H	0.16	00H	21H	-1.36
312,500	00H	20H	0	00H	1EH	0.66	00H	1AH	-1.54	00H	10H	0

Table 15-3.	Baud Rate	Generator	Setting Data
-------------	-----------	-----------	--------------


Remark fxx: Main clock frequency ERR: Baud rate error (%)

(5) Allowable baud rate range during reception

www.DataSheet4U.com

The baud rate error range at the destination that is allowable during reception is shown below.

Caution The baud rate error during reception must be set within the allowable error range using the following equation.





As shown in Figure 15-17, the receive data latch timing is determined by the counter set using the UAnCTL2 register following start bit detection. The transmit data can be normally received if up to the last data (stop bit) can be received in time for this latch timing.

When this is applied to 11-bit reception, the following is the theoretical result.

 $FL = (Brate)^{-1}$

Brate: UARTAn baud rate (n = 0 to 2)

- k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)
- FL: 1-bit data length

Latch timing margin: 2 clocks

Minimum allowable transfer rate: FLmin = $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}FL$

Therefore, the maximum baud rate that can be received by the destination is as follows.

www.DataSheet4U.com

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, obtaining the following maximum allowable transfer rate yields the following.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20 k} FL \times 11$$

Therefore, the minimum baud rate that can be received by the destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

Obtaining the allowable baud rate error for UARTAn and the destination from the above-described equations for obtaining the minimum and maximum baud rate values yields the following.


Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
4	+2.32%	-2.43%
8	+3.52%	-3.61%
20	+4.26%	-4.30%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.72%


Remarks 1. The reception accuracy depends on the bit count in 1 frame, the input clock frequency, and the division ratio (k). The higher the input clock frequency and the larger the division ratio (k), the higher the accuracy.

2. k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)

(6) Baud rate during continuous transmission

During continuous transmission, the transfer rate from the stop bit to the next start bit is usually 2 base clocks longer. However, timing initialization is performed via start bit detection by the receiving side, so this has no influence on the transfer result.





Assuming 1 bit data length: FL; stop bit length: FLstp; and base clock frequency: fuclk, we obtain the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows.

Transfer rate = $11 \times FL + (2/fUCLK)$

15.8 Cautions

www.DataSheet4U.com

- (1) When the clock supply to UARTAn is stopped (for example, in IDLE1, IDLE2, or STOP mode), the operation stops with each register retaining the value it had immediately before the clock supply was stopped. The TXDAn pin output also holds and outputs the value it had immediately before the clock supply was stopped. However, the operation is not guaranteed after the clock supply is resumed. Therefore, after the clock supply is resumed, the circuits should be initialized by setting the UAnCTL0.UAnPWR, UAnCTL0.UAnRXEn, and UAnCTL0.UAnTXEn bits to 000.
- (2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin. To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear PFCE91 bit to 0).
- (3) In UARTAn, the interrupt caused by a communication error does not occur. When performing the transfer of transmit data and receive data using DMA transfer, error processing cannot be performed even if errors (parity, overrun, framing) occur during transfer. Either read the UAnSTR register after DMA transfer has been completed to make sure that there are no errors, or read the UAnSTR register during communication to check for errors.
- (4) Start up the UARTAn in the following sequence.
 <1> Set the UAnCTL0.UAnPWR bit to 1.
 <2> Set the ports.
 <3> Set the UAnCTL0.UAnTXE bit to 1, UAnCTL0.UAnRXE bit to 1.
- (5) Stop the UARTAn in the following sequence.
 <1> Set the UAnCTL0.UAnTXE bit to 0, UAnCTL0.UAnRXE bit to 0.
 <2> Set the ports and set the UAnCTL0.UAnPWR bit to 0 (it is not a problem if port setting is not changed).
- (6) In transmit mode (UAnCTL0.UAnPWR bit = 1 and UAnCTL0.UAnTXE bit = 1), do not overwrite the same value to the UAnTX register by software because transmission starts by writing to this register. To transmit the same value continuously, overwrite the same value.
- (7) In continuous transmission, the communication rate from the stop bit to the next start bit is extended 2 base clocks more than usual. However, the reception side initializes the timing by detecting the start bit, so the reception result is not affected.

16.1 Mode Switching of CSIB and Other Serial Interfaces

16.1.1 CSIB4 and UARTA0 mode switching

In the V850ES/JG2, CSIB4 and UARTA0 are alternate functions of the same pin and therefore cannot be used simultaneously. Set CSIB4 in advance, using the PMC3 and PFC3 registers, before use.

Caution The transmit/receive operation of CSIB4 and UARTA0 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.




Figure 16-1. CSIB4 and UARTA0 Mode Switch Settings

16.1.2 CSIB0 and I²C01 mode switching

In the V850ES/JG2, CSIB0 and I²C01 are alternate functions of the same pin and therefore cannot be used simultaneously. Set CSIB0 in advance, using the PMC4 and PFC4 registers, before use.

Caution The transmit/receive operation of CSIB0 and I²C01 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

After res	set: 00H	R/W	Address: F	FFFF448H						
	7	6	5	4	3	2	1	0		
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40		
After res	set: 00H	R/W	Address: F	FFFF468H						
	7	6	5	4	3	2	1	0		
PFC4	0	0	0	0	0	0	PFC41	PFC40		
	PMC4n	PFC4n			Operatio	on mode				
	0 ×		Port I/O mode							
	1	0	CSIB0 mo	de						
	1	1	l ² C01 mod							

Figure 16-2. CSIB0 and I²C01 Mode Switch Settings

16.2 Features

www.DataSheet4U.com

- O Transfer rate: 8 Mbps to 4.9 kbps (fxx = 20 MHz, using internal clock)
- O Master mode and slave mode selectable
- O 8-bit to 16-bit transfer, 3-wire serial interface
- O Interrupt request signals (INTCBnT, INTCBnR) \times 2
- O Serial clock and data phase switchable
- O Transfer data length selectable in 1-bit units between 8 and 16 bits
- O Transfer data MSB-first/LSB-first switchable
- O 3-wire transfer SOBn: Serial data output

SIBn: Serial data input

SCKBn: Serial clock output


Transmission mode, reception mode, and transmission/reception mode specifiable

Remark n = 0 to 4

16.3 Configuration

www.DataSheet4U.com

The following shows the block diagram of CSIBn.





CSIBn includes the following hardware.

Item	Configuration
Registers	CSIBn receive data register (CBnRX) CSIBn transmit data register (CBnTX)
Control registers	CSIBn control register 0 (CBnCTL0) CSIBn control register 1 (CBnCTL1) CSIBn control register 2 (CBnCTL2) CSIBn status register (CBnSTR)

(1) CSIBn receive data register (CBnRX)

www.DataSheet4U.com

The CBnRX register is a 16-bit buffer register that holds receive data.


This register is read-only, in 16-bit units.

The receive operation is started by reading the CBnRX register in the reception enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnRXL register.

Reset input clears this register to 0000H.

In addition to reset input, the CBnRX register can be initialized by clearing (to 0) the CBnPWR bit of the CBnCTL0 register.



(2) CSIBn transmit data register (CBnTX)


The CBnTX register is a 16-bit buffer register used to write the CSIBn transfer data.

This register can be read or written in 16-bit units.

The transmit operation is started by writing data to the CBnTX register in the transmission enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnTXL register.

Reset input clears this register to 0000H.



Remark	The communication start conditions are shown below.	
	Transmission mode (CBnTXE bit = 1, CBnRXE bit = 0):	Write to CBnTX register
	Transmission/reception mode (CBnTXE bit = 1, CBnRXE bit = 1):	Write to CBnTX register
	Reception mode (CBnTXE bit = 0, CBnRXE bit = 1):	Read from CBnRX register

16.4 Registers

www.DataSheet4U.com

The following registers are used to control CSIBn.

- CSIBn control register 0 (CBnCTL0)
- CSIBn control register 1 (CBnCTL1)
- CSIBn control register 2 (CBnCTL2)
- CSIBn status register (CBnSTR)

(1) CSIBn control register 0 (CBnCTL0)

CBnCTL0 is a register that controls the CSIBn serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset input sets this register to 01H.

			(1/3)
After res	ot: 01H	R/W Address: CB0CTL0 FFFFD00H, CB1CTL0 FFFFD10H,	
Alleries			
		CB2CTL0 FFFFD20H, CB3CTL0 FFFFD30H,	
		CB4CTL0 FFFFD40H	
	<7>	<6> <5> <4> 3 2 1 <0>	
CBnCTL0	CBnPWR	CBnTXE ^{Note} CBnRXE ^{Note} CBnDIR ^{Note} 0 0 CBnTMS ^{Note} CBnSCE	
(n = 0 to 4)			
	CBnPWR	Specification of CSIBn operation disable/enable	
	0	Disable CSIBn operation and reset the CBnSTR register	
	1	Enable CSIBn operation	
	• The CB	PWR bit controls the CSIBn operation and resets the internal circuit.	
	CBnTXE ^{Note}	Specification of transmit operation disable/enable	
	0	Disable transmit operation	
	1	Enable transmit operation	
	The SO	Bn output is low level when the CBnTXE bit is 0.	
	CBnRXE ^{Note}	Specification of receive operation disable/enable	
	0	Disable receive operation	
	1	Enable receive operation	
	• When th	e CBnRXE bit is cleared to 0, no reception complete interrupt is output	
	1	en the prescribed data is transferred in order to disable the receive n, and the receive data (CBnRX register) is not updated.	
	operatio		
	N		
		ese bits can only be rewritten when the CBnPWR bit = 0.	
		wever, CBnPWR bit = 1 can also be set at the same time as	
	Tev	vriting these bits.	
	Caution	To forcibly suspend transmission/reception, clear the CBnPWR	
		bit instead of the CBnRxE bit to 0.	
		At this time, the clock output is stopped.	


CBnDIR ^{Note}	Specification of transfer direction mode (MSB/LSB)
0	
1	
CBnTMS ^{Note}	Transfer mode specification
0	Single transfer mode
1	Continuous transfer mode
(INTCB) If the ne 1), it is is communis not st CBnTSF [In continue The continue communication If reception CBnRX	e. ransmission is enabled (CBnTXE bit = 1), the transmission enable interrupt nT) does not occur. xt transmit data is written during communication (CBnSTR.CBnTSF bit = gnored and the next communication is not started. Also, if reception-only nication is set (CBnTXE bit = 0, CBnRXE bit = 1), the next communication arted even if the receive data is read during communication (CBnSTR. F bit = 1). Jours transfer mode] tinuous transmission is enabled by writing the next transmit data during nication (CBnSTR.CBnTSF bit = 1). Writing the next transmission data is after a transmission enable interrupt (INTCBnT) occurrence. ion-only communication is set (CBnTXE bit = 0, CBnRXE bit = 1) in the pus transfer mode, the next reception is started continuously after a n complete interrupt (INTCBnR) regardless of the read operation of the register. re, read immediately the receive data from the CBnRX register. If this read

(3/3)

0 Communication start trigger invalid 1 Communication start trigger valid • In master mode This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode, or continuous transmission or continuous transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup ^{Note 1} . (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received ^{Note 2} . • In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit to 1. [Usage of CBnSCE bit] • In single reception mode <1>Venen reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSTR.CBnTSF bit = 0, clear the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRX bit to 0 to disable reception. To continuous reception mode <1>Venonication by dummy-reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRX bit to 0 to disable rec	1 Communication start trigger valid 1 Communication start trigger valid • In master mode This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode, or continuous transmission or continuous transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup ^{Mote1} . (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received ^{Mote 2} . • In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit 1. [Usage of CBnSCE bit] • In single reception mode <1>.VWhen reception mode <1.>VWhen reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSTR.CBnTSF bit = 0, clear the CBnRX register. <2>.After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRX bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by durmy-reading the CBnRX register. <1.> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2.> Read the last reception data by reading the CBnRX register after acknowledging the CBnTIR interrupt. <3 Read the CBnSTR.CBnTSF bit = 0, clear	CBnSCE	Specification of start transfer disable/enable
 In master mode This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup^{Note 1}. (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received^{Note 2}. In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit 1. [Usage of CBnSCE bit] In sigle reception mode <1> When reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSCE bit to 1 to start up the next received sable reception. To continue reception, set the CBnSCE bit to 1 to start up the next received by dumy-reading the CBnRX register. In continuous reception mode <1> Clear the CBnSCE bit to 0 before reading the CBnRX bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next received by dumy-reading the CBnRX register. In continuous reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing.	 In master mode This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode, or continuous transmission or continuous transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup^{Note 1}. (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received^{Note 2}. In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit 1. [Usage of CBnSCE bit] In single reception mode <1> When received to 1. [Usage of CBnSCE bit] In single reception mode <1> When received the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnRX register. In continuous reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2> After confirming the CBnTR register. <in 0="" acknowledging="" after="" bit="" by="" cbnrx="" cbnrxe="" cbntr.cbntsf="" clear="" continuous="" data="" disable="" p="" reading="" reception="" reception.<="" register="" the="" to=""> To continue reception data by reading the CBnRX register after acknowledging the CBnTR interrupt. <2> Read the CBnRX register. <3> Read the last reception data by reading the CBnRX register after acknowledging the CBnTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to w</in>	0	Communication start trigger invalid
 This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode, or continuous transmission or continuous transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup ^{Note 1}. (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received^{Note 2}. In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit to 1. [Usage of CBnSCE bit] In single reception mode <1> When reception mode <1> Set the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnSXE bit to 1 to start up the next reception by dummy-reading the CBnSXE bit to 1 during the reception of the last data by INTCBnR interrupt interrupt servicing. 	 This bit enables or disables the communication start trigger. (a) In single transmission or transmission/reception mode, or continuous transmission or continuous transmission/reception mode The setting of the CBnSCE bit has no influence on communication operation. (b) In single reception mode Clear the CBnSCE bit to 0 before reading the last receive data because reception is started by reading the receive data (CBnRX register) to disable the reception startup^{Note 1}. (c) In continuous reception mode Clear the CBnSCE bit to 0 one communication clock before reception of the last data is completed to disable the reception startup after the last data is received^{Note 2}. • In slave mode This bit enables or disables the communication start trigger. Set the CBnSCE bit 1. [Usage of CBnSCE bit] • In single reception mode <1>When received Note 2. <2> After confirming the CBnSTE. bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTE. bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTE. bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTE. Bit = 0, clear the CBnRXE bit to 0 to disable reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2> After confirming the CBnSTR. Register. • In continuous reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2> After confirming the CBnSTR. CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. <3> Read the CBnRX register. <3> Read the CBnRX register. <3> Read the CBnSTR. CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception data by reading the CBnRX register after acknowledging the CBnTIR. Interrupt. <4> After confirming the CBnSTR. CBnTSF bit =	1	Communication start trigger valid
 Set the CBnSCE bit to 1. [Usage of CBnSCE bit] In single reception mode <1>When reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnRX register. In continuous reception mode <1>Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. 	 Set the CBnSCE bit to 1. [Usage of CBnSCE bit] In single reception mode Vhen reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnRX register. In continuous reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2> Read the CBnRX register. <3> Read the last reception data by reading the CBnRX register after acknowledging the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to wait for the next reception by dummy-reading the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to wait for the next reception by dummy-reading the CBnRX register. 	This bi (a) In tra Th (b) In Cle rec (c) In Cle las rec • In slave	t enables or disables the communication start trigger. single transmission or transmission/reception mode, or continuous nsmission or continuous transmission/reception mode e setting of the CBnSCE bit has no influence on communication operation. single reception mode ear the CBnSCE bit to 0 before reading the last receive data because ception is started by reading the receive data (CBnRX register) to disable e reception startup ^{Note 1} . continuous reception mode ear the CBnSCE bit to 0 one communication clock before reception of the t data is completed to disable the reception startup after the last data is ceived ^{Note 2} . e mode
 In single reception mode In single reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSCE bit to 0 before reading the CBnRX register. After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnRX register. In continuous reception mode Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. 	 In single reception mode <1>When reception of the last data is completed by INTCBnR interrupt servicing, clear the CBnSCE bit to 0 before reading the CBnRX register. <2> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to start up the next reception by dummy-reading the CBnRX register. In continuous reception mode <1> Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2> Read the CBnRX register. <3> Read the last reception data by reading the CBnRX register after acknowledging the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. <4> After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to wait for the next reception by dummy-reading the CBnRX register. 	Set the	CBnSCE bit to 1.
 In continuous reception mode <1>Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. 	 In continuous reception mode <1>Clear the CBnSCE bit to 0 during the reception of the last data by INTCBnR interrupt servicing. <2>Read the CBnRX register. <3>Read the last reception data by reading the CBnRX register after acknowledging the CBnTIR interrupt. <4>After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to disable reception. To continue reception, set the CBnSCE bit to 1 to wait for the next reception by dummy-reading the CBnRX register. 	• In sing <1>Wh set <2>Aft dis To	le reception mode nen reception of the last data is completed by INTCBnR interrupt rvicing, clear the CBnSCE bit to 0 before reading the CBnRX register. er confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to able reception. continue reception, set the CBnSCE bit to 1 to start up the next reception
acknowledging the CBnTIR interrupt. <4>After confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to	To continue reception, set the CBnSCE bit to 1 to wait for the next reception by dummy-reading the CBnRX register.	 In cont <1>Cle interview <2>Re <3>Re act <4>Aft 	inuous reception mode ear the CBnSCE bit to 0 during the reception of the last data by INTCBnR errupt servicing. ad the CBnRX register. ad the last reception data by reading the CBnRX register after knowledging the CBnTIR interrupt. er confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to
To continue reception, set the CBnSCE bit to 1 to wait for the next reception	Notes 1. If the CBnSCE bit is read while it is 1, the next communication constation is star	То	continue reception, set the CBnSCE bit to 1 to wait for the next reception
 Notes 1. If the CBnSCE bit is read while it is 1, the next communication operation is si 2. The CBnSCE bit is not cleared to 0 one communication clock before the cor of the last data reception, the next communication operation is autor 			started.

(2) CSIBn control register 1 (CBnCTL1)

CBnCTL1 is an 8-bit register that controls the CSIBn serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.



Caution The CBnCTL1 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0.

(3) CSIBn control register 2 (CBnCTL2)

CBnCTL2 is an 8-bit register that controls the number of CSIBn serial transfer bits. This register can be read or written in 8-bit units. Reset input clears this register to 00H.


Caution The CBnCTL2 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0 or when both the CBnTXE and CBnRXE bits = 0.

After re	set: 00H	R/W A	Address: C	B0CTL2 FI	FFFD02H	, CB1CTL2	2 FFFFFD1	2H,
			С	B2CTL2 FI	FFFD22H	, CB3CTL2	2 FFFFFD3	82H,
			С	B4CTL2 FI	FFFD42H			
	7	6	5	4	3	2	1	0
CBnCTL2	0	0	0	0	CBnCL3	CBnCL2	CBnCL1	CBnCL0
(n = 0 to 4)		1		1			1	
	CBnCL3	CBnCL2	CBnCL1	CBnCL0	S	erial registe	er bit lengtl	ו
	0	0	0	0	8 bits			
	0	0	0	1	9 bits			
	0	0	1	0	10 bits			
	0	0	1	1	11 bits			
	0	1	0	0	12 bits			
	0	1	0	1	13 bits			
	0	1	1	0	14 bits			
	0	1	1	1	15 bits			
	1	×	×	×	16 bits			
	Remarks		data stuff ters.	of transfer ed from				

(a) Transfer data length change function

The CSIBn transfer data length can be set in 1-bit units between 8 and 16 bits using the CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits.

When the transfer bit length is set to a value other than 16 bits, set the data to the CBnTX or CBnRX register starting from the LSB, regardless of whether the transfer start bit is the MSB or LSB. Any data can be set for the higher bits that are not used, but the receive data becomes 0 following serial transfer.



(4) CSIBn status register (CBnSTR)

www.DataSheet4U.com

CBnSTR is an 8-bit register that displays the CSIBn status. This register can be read or written in 8-bit or 1-bit units, but the CBnTSF flag is read-only. Reset input clears this register to 00H.


In addition to reset input, the CBnSTR register can be initialized by clearing (0) the CBnCTL0.CBnPWR bit.

				2STR FFF	· ·	0001111	111 0001	ι,
			CE	4STR FFF	FFD43H			
	<7>	6	5	4	3	2	1	<0>
CBnSTR	CBnTSF	0	0	0	0	0	0	CBnOVE
(n = 0 to 4)								
	CBnTSF			Commu	inication st	atus flag		
	0	Commun	cation stop	ped				
	1	Commun	cating					
	is perfor							X register
				is cleared to	o 0 at the la	ast edge of		Ū
	When tra		s, this flag	is cleared to		ast edge of		Ū
	When tra	ansfer end	s, this flag	is cleared to	o 0 at the la	ast edge of		Ū

16.5 Operation


16.5.1 Single transfer mode (master mode, transmission/reception mode)

This section shows a case of MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), and transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




16.5.2 Single transfer mode (master mode, reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 1 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0, 0).



16.5.3 Continuous mode (master mode, transmission/reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 3 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnTXE, CBnRXE, and CBnSCE bits of the CBnCTL0 register to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the transmission/reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
- (5) Write transfer data to the CBnTX register (transmission start).
- (6) The transmission enable interrupt request signal (INTCBnT) is received and transfer data is written to the CBnTX register.
- (7) The reception complete interrupt request signal (INTCBnR) is output.
 Read the CBnRX register before the next receive data arrives or before the CBnPWR bit is cleared to 0.
- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of transmission/reception).

To continue transfer, repeat steps (5) to (7) before (8).

In transmission mode or transmission/reception mode, the communication is not started by reading the CBnRX register.


16.5.4 Continuous mode (master mode, reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




16.5.5 Continuous reception mode (error)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



16.5.6 Continuous mode (slave mode, transmission/reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CSnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnTXE, CBnRXE and CBnSCE bits of the CBnCTL0 register to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the transmission/reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable supply of the CSIBn operation.
- (5) Write the transfer data to the CBnTX register.
- (6) The transmission enable interrupt request signal (INTCBnT) is received and the transfer data is written to the CBnTX register.
- (7) The reception complete interrupt request signal (INTCBnR) is output. Read the CBnRX register.
- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of transmission/reception).

To continue transfer, repeat steps (5) to (7) before (8).


16.5.7 Continuous mode (slave mode, reception mode)


This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 1 (see **16.4 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



16.5.8 Clock timing







Caution In communication type 4, the CBnTSF bit is cleared half an SCKBn clock after generation of the INTCBnR interrupt request signal.

16.6 Output Pins

www.DataSheet4U.com

(1) SCKBn pin

When CSIBn operation is disabled (CBnCTL0.CBnPWR bit = 0), the SCKBn pin output status is as follows.

CBnCKS2	CBnCKS1	CBnCKS0	CBnCKP	SCKBn Pin Output
1	1	1	×	High impedance
	Other than above	1	0	Fixed to high level
			1	Fixed to low level

Remarks 1. The output level of the SCKBn pin changes if any of the CBnCTL1.CBnCKP and CBnCKS2 to CBnCKS0 bits is rewritten.

- **2.** n = 0 to 4
- **3.** \times : don't care

(2) SOBn pin

When CSIBn operation is disabled (CBnPWR bit = 0), the SOBn pin output status is as follows.


CBnTXE	CBnDAP	CBnDIR	SOBn Pin Output
0	×	×	Fixed to low level
1	0	×	SOBn latch value (low level)
	1	0	CBnTX register value (MSB)
		1	CBnTX register value (LSB)

- Remarks 1. The SOBn pin output changes when any one of the CBnCTL0.CBnTXE, CBnCTL0.CBnDIR bits, and CBnCTL1.CBnDAP bit is rewritten.
 - **2.** n = 0 to 4
 - **3.** \times : don't care


16.7 Operation Flow

www.DataSheet4U.com


(1) Single transmission




(2) Single reception



(3) Single transmission/reception




(4) Continuous transmission




(5) Continuous reception






(6) Continuous transmission/reception



16.8 Baud Rate Generator

www.DataSheet4U.com


The BRG1 to BRG3 and CSIB0 to CSIB4 baud rate generators are connected as shown in the following block diagram.



(1) Prescaler mode registers 1 to 3 (PRSM1 to PRSM3)

The PRSM1 to PRSM3 registers control generation of the baud rate signal for CSIB. These registers can be read or written in 8-bit or 1-bit units.

Reset input clears these registers to 00H.



(2) Prescaler compare registers 1 to 3 (PRSCM1 to PRSCM3)

The PRSCM1 to PRSCM3 registers are 8-bit compare registers. These registers can be read or written in 8-bit units. Reset input clears these registers to 00H. www.DataSheet4U.com

After reset: 00H R/W Address: PRSCM1 FFFFF321H, PRSCM2 FFFFF325H, PRSCM3 FFFFF329H 7 6 5 4 3 2 1 0 PRSCMm7 PRSCMm6 PRSCMm5 PRSCMm4 PRSCMm3 PRSCMm2 PRSCMm1 PRSCMm0 PRSCMm Cautions 1. Do not rewrite the PRSCMm register during operation. 2. Set the PRSCMm register before setting the PRSMm.BGCEm bit to 1.

16.8.1 Baud rate generation

The transmission/reception clock is generated by dividing the main clock. The baud rate generated from the main clock is obtained by the following equation.

$$f_{BRGm} = \frac{f_{XX}}{2^{k+1} \times N}$$

Remark fBRGm: BRGm count clock

fxx: Main clock oscillation frequency

k: PRSMm register setting value = 0 to 3

N: PRSCMm register setting value = 1 to 256

However, N = 256 only when PRSCMm register is set to 00H.

m = 1 to 3

16.9 Cautions

www.DataSheet4U.com

- (1) When transferring transmit data and receive data using DMA transfer, error processing cannot be performed even if an overrun error occurs during serial transfer. Check that the no overrun error has occurred by reading the CBnSTR.CBnOVE bit after DMA transfer has been completed.
- (2) In regards to registers that are forbidden from being rewritten during operations (CBnCTL0.CBnPWR bit is 1), if rewriting has been carried out by mistake during operations, set the CBnCTL0.CBnPWR bit to 0 once, then initialize CSIBn.

Registers to which rewriting during operation are prohibited are shown below.

- CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bits
- CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2 to CBnCKS0 bits
- CBnCTL2 register: CBnCL3 to CBnCL0 bits
- (3) In communication type 2 or 4 (CBnCTL1.CBnDAP bit = 1), the CBnSTR.CBnTSF bit is cleared half a SCKBn clock after occurrence of a reception complete interrupt (INTCBnR).

In the single transfer mode, writing the next transmit data is ignored during communication (CBnTSF bit = 1), and the next communication is not started. Also if reception-only communication (CBnCTL0.CBnTXE bit = 0, CBnCTL0.CBnRXE bit = 1) is set, the next communication is not started even if the receive data is read during communication (CBnTSF bit = 1).

Therefore, when using the single transfer mode with communication type 2 or 4 (CBnDAP bit = 1), pay particular attention to the following.

- To start the next transmission, confirm that CBnTSF bit = 0 and then write the transmit data to the CBnTX register.
- To perform the next reception continuously when reception-only communication (CBnTXE bit = 0, CBnRXE bit = 1) is set, confirm that CBnTSF bit = 0 and then read the CBnRX register.

Or, use the continuous transfer mode instead of the single transfer mode. Use of the continuous transfer mode is recommended especially for using DMA.

Remark n = 0 to 4

To use the I²C bus function, set the P38/SDA00, P39/SCL00, P40/SDA01, P41/SCL01, P90/SDA02, and P91/SCL02 pins as the serial transmit/receive data I/O pins (SDA00 to SDA02) and serial clock I/O pins (SCL00 to SCL02), and set them to N-ch open-drain output.

17.1 Mode Switching of I²C Bus and Other Serial Interfaces

17.1.1 UARTA2 and I²C00 mode switching

In the V850ES/JG2, UARTA2 and I²C00 are alternate functions of the same pin and therefore cannot be used simultaneously. Set I²C00 in advance, using the PMC3 and PFC3 registers, before use.

Caution The transmit/receive operation of UARTA2 and I²C00 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

After res	set: 0000H	R/W	Address	: FFFFF44	16H, FFFF	-447H			
	15	14	13	12	11	10	9	8	
PMC3	0	0	0	0	0	0	PMC39	PMC38	
	7	6	5	4	3	2	1	0	
	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30	
After res	et: 0000H	R/W	Address:	FFFFF46	6H, FFFFF	467H			
	15	14	13	12	11	10	9	8	
PFC3	0	0	0	0	0	0	PFC39	PFC38	
	7	6	5	4	3	2	1	0	
	0	0	PFC35	PFC34	PFC33	PFC32	PFC31	PFC30	
									
	PMC3n	PFC3n			Operatio	n mode			
	0	×	Port I/O mode						
	1	0	UARTA2 r	node					
	1	1	I ² C00 mode						
	Remarks	Remarks 1. $n = 8, 9$ 2. $x = don't care$							

Figure 17-1. UARTA2 and I²C00 Mode Switch Settings

17.1.2 CSIB0 and I²C01 mode switching

In the V850ES/JG2, CSIB0 and I²C01 are alternate functions of the same pin and therefore cannot be used simultaneously. Set I²C01 in advance, using the PMC4 and PFC4 registers, before use.

Caution The transmit/receive operation of CSIB0 and I²C01 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

After res	set: 00H	R/W	Address: I	FFFF448H					
	7	6	5	4	3	2	1	0	
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40	
After res	set: 00H	R/W	Address: I	FFFF468H	l				
	7	6	5	4	3	2	1	0	
PFC4	0	0	0	0	0	0	PFC41	PFC40	
			1						
	PMC4n	PFC4n	Operation mode						
	0	×	Port I/O m	node					
	1 0 CSIB0 mode								
	1	1	I ² C01 mode						
	Remarks		0, 1 don't care						

Figure 17-2. CSIB0 and I²C01 Mode Switch Settings

17.1.3 UARTA1 and I²C02 mode switching

In the V850ES/JG2, UARTA1 and I²C02 are alternate functions of the same pin and therefore cannot be used simultaneously. Set I²C02 in advance, using the PMC9, PFC9, and PMCE9 registers, before use.

Caution The transmit/receive operation of UARTA1 and I²C02 is not guaranteed if these functions are switched during transmission or reception. Be sure to disable the one that is not used.

After res	set: 0000H	R/W	Address	: FFFFF45	62H, FFFF	=453H				
	15	14	13	12	11	10	9	8		
PMC9	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98		
	7	6	5	4	3	2	1	0		
	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90		
After res	et: 0000H	R/W	Address:	FFFFF47	2H, FFFF	473H				
	15	14	13	12	11	10	9	8		
PFC9	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98		
	7	6	5	4	3	2	1	0		
	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90		
After res	et: 0000H	R/W 14	Address:	: FFFFF71 12	2H, FFFFF 11	713H 10	9	8		
PFCE9	PFCE915	PFCE914	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
	PFCE97	PFCE96	PFCE95	PFCE94	PFCE93	PFCE92	PFCE91	PFCE90		
	PMC9n	PFCE9n	PFC9n	Operation mode						
	1	1	0	UARTA1	mode					
	1	1	1	I ² C02 mode						
	Remark	n = 0, 1								

Figure 17-3. UARTA1 and I²C02 Mode Switch Settings

17.2 Features

www.DataSheet4U.com

 I^2C00 to I^2C02 have the following two modes.

- Operation stopped mode
- I²C (Inter IC) bus mode (multimasters supported)

(1) Operation stopped mode

In this mode, serial transfers are not performed, thus enabling a reduction in power consumption.

(2) I²C bus mode (multimaster support)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock pin (SCL0n) and a serial data bus pin (SDA0n).

This mode complies with the I²C bus format and the master device can generate "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device via the serial data bus. The slave device automatically detects the received statuses and data by hardware. This function can simplify the part of an application program that controls the I²C bus.


Since SCL0n and SDA0n pins are used for N-ch open-drain outputs, I²C0n requires pull-up resistors for the serial clock line and the serial data bus line.

Remark n = 0 to 2

17.3 Configuration

www.DataSheet4U.com


The block diagram of the I²C0n is shown below.





A serial bus configuration example is shown below.

+Vdd +Vdd Ş ξ Master CPU1 Master CPU2 Serial data bus SDA SDA Slave CPU2 Slave CPU1 Serial clock SCL SCL Address 1 Address 2 SDA Slave CPU3 SCL Address 3 SDA Slave IC SCL Address 4 : : SDA Slave IC SCL Address N



 I^2COn includes the following hardware (n = 0 to 2).

www.DataSheet4U.com

Item	Configuration
Registers	IIC shift register n (IICn) Slave address register n (SVAn)
Control registers	IIC control register n (IICCn) IIC status register n (IICSn) IIC flag register n (IICF0n) IIC clock select register n (IICCLn) IIC function expansion register n (IICXn) IIC division clock select registers 0, 1 (OCKS0, OCKS1)

Table 17-1. Configuration of l²C0n

(1) IIC shift register n (IICn)

The IICn register converts 8-bit serial data into 8-bit parallel data and vice versa, and can be used for both transmission and reception (n = 0 to 2).

Write and read operations to the IICn register are used to control the actual transmit and receive operations.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

(2) Slave address register n (SVAn)

The SVAn register sets local addresses when in slave mode (n = 0 to 2). This register can be read or written in 8-bit units. Reset input clears this register to 00H.

(3) SO latch

The SO latch is used to retain the output level of the SDA0n pin (n = 0 to 2).

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIICn) when the address received by this register matches the address value set to the SVAn register or when an extension code is received (n = 0 to 2).

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICn). An I²C interrupt is generated following either of two triggers. www.DataSheet4U.com

- Falling edge of eighth or ninth clock of the serial clock (set by IICCn.WTIMn bit)
- Interrupt occurrence due to stop condition detection (set by IICCn.SPIEn bit)

Remark n = 0 to 2

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0n pin from the sampling clock (n = 0 to 2).

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits are used to generate and detect various statuses.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the SCL0n pin.

(12) Start condition generator

A start condition is generated when the IICCn.STTn bit is set. However, in the communication reservation disabled status (IICFn.IICRSVn bit = 1), this request is ignored and the IICFn.STCFn bit is set to 1 if the bus is not released (IICFn.IICBSYn bit = 1).

(13) Stop condition generator

A stop condition is generated when the IICCn.SPTn bit is set.

(14) Bus status detector

Whether the bus is released or not is ascertained by detecting a start condition and stop condition. However, the bus status cannot be detected immediately after operation, so set the bus status detector to the initial status by using the IICFn.STCENn bit.

17.4 Registers

www.DataSheet4U.com

l²C00 to l²C02 are controlled by the following registers.

- IIC control registers 0 to 2 (IICC0 to IICC2)
- IIC status registers 0 to 2 (IICS0 to IICS2)
- IIC flag registers 0 to 2 (IICF0 to IICF2)
- IIC clock select registers 0 to 2 (IICCL0 to IICCL2)
- IIC function expansion registers 0 to 2 (IICX0 to IICX2)
- IIC division clock select registers 0, 1 (OCKS0, OCKS1)

The following registers are also used.

- IIC shift registers 0 to 2 (IIC0 to IIC2)
- Slave address registers 0 to 2 (SVA0 to SVA2)

Remark For the alternate-function pin settings, see **Table 4-15** Using Port Pin as Alternate-Function Pin.

(1) IIC control registers 0 to 2 (IICC0 to IICC2)

The IICCn register enables/stops I^2 C0n operations, sets the wait timing, and sets other I^2 C operations (n = 0 to 2).

This register can be read or written in 8-bit or 1-bit units. However, set the SPIEn, WTIMn, and ACKEn bits when the IICEn bit is 0 or during the wait period. When setting the IICEn bit from "0" to "1", these bits can also be set at the same time.

Reset input clears this register to 00H.

reset: C	0H	R/W	Addres	s: IICC0 FF	FFFD82H, II	CC1 FFFFF	D92H, IICC2	FFFFFDA2H	
_	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
Cn	llCEn	LRELn	WRELn	SPIEn	WTIMn	ACKEn	STTn	SPTn	
to 2)									
	llCEn			Specifi	cation of I ² Cn	operation er	nable/disable)	
	0	Operation	stopped. IIC	Sn register i	reset ^{Note 1} . Inte	ernal operatio	on stopped.		
	1	Operation enabled.							
	Be sure to s	et this bit to	1 when the	SCL0n and	SDA0n lines	nes are high level.			
	Condition for	dition for clearing (IICEn bit = 0) eared by instruction ter reset			C	ondition for s	etting (IICEn	bit = 1)	
	Cleared bAfter rese				• :	Set by instruc	ction		
Γ	LRELn ^{Note 2}				Exit from	communicat	ions		
	0	Normal o	operation						
	conditions aAfter a store	automatically cleared after being execu extension code has been received. The SCL0n and SDA0n lines are set to The STTn and SPTn bits and the MSTS register are cleared. by mode following exit from communications are met. op condition is detected, restart is in master		d. set to high in MSTSn, EX(cations remain master mode	npedance. Cn, COIn, TF ins in effect u	Cn, ACKDn	, and STDn bits of th	ne IICSn	
-						vived after the start condition.			
-		or clearing (LRELn bit = 0) ally cleared after execution t				Condition for setting (LRELn bit = 1) Set by instruction 			
Г	WRELn ^{Note 2}				Wait state of	cancellation c	control		
F	0	Wait stat	Wait state not canceled						
	1	Wait stat	Wait state canceled. This setting is autom			ally cleared a	fter wait stat	e is canceled.	
	Condition fo	or clearing (WRELn bit =	0)	C	Condition for setting (WRELn bit = 1)			
	AutomaticAfter rese	-	after executi	on	• :	Set by instruc	ction		
	t 2. ⊺ aution If	bits are res This flag's : T he l²Cn o	et. signal is inv operation i	alid when t s enabled	the IICEn bi (IICEn bit	it = 0. = 1) when t	the SCL0n	Ln.CLDn and IICC line is high level ately. To avoid ti	I and the

Remark The LRELn and WRELn bits are 0 when read after the data has been set.

(2/4)

www.DataSheet4U.com

		www.bdidsil	
SPIEn ^{Note}	Enable/disable generation of interrupt request when stop condition is detected		
0	Disabled		
1	Enabled		
Condition for	clearing (SPIEn bit = 0)	Condition for setting (SPIEn bit = 1)	
Cleared byAfter reset	instruction	Set by instruction	

WTIMn ^{Note}	Control of wait stat	e and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and the wait state is set Slave mode: After input of eight clocks, the clock is set to low level and the wait state is set for master device.	
1		clock's falling edge. clock output is set to low level and the wait state is set. e clock is set to low level and the wait state is set for the
bit setting be falling edge of state is inser	comes valid when the address transfer is co of the ninth clock during address transfer. For	edge of the ninth clock regardless of this bit setting. This mpleted. In master mode, a wait state is inserted at the or a slave device that has received a local address, a wait ACK is generated. When the slave device has received e falling edge of the eighth clock.
Condition for	clearing (WTIMn bit = 0)	Condition for setting (WTIMn bit = 1)
Cleared by After reset	instruction	Set by instruction

ACKEn ^{Note}	Acknowledgment control			
0	Acknowledgment disabled.			
1	Acknowledgment enabled. During the ninth clock period, the SDA0n line is set to low level.			
the addresse	es match.			
However, the	e ACKEn bit setting is valid for rece extension code.	ption of the extension code. Set the ACKEn bit in the system th		
However, the receives the	0	ption of the extension code. Set the ACKEn bit in the system th Condition for setting (ACKEn bit = 1)		

Remark n = 0 to 2

(3/4)

.DataSheet4U.com

	Start condition trigger
0	Start condition is not generated.
1	 When bus is released (in STOP mode): A start condition is generated (for starting as master). The SDA0n line is changed from high level low level while the SCLn line is high level and then the start condition is generated. Next, after the rated amount of time has elapsed, the SCL0n line is changed to low level. During communication with a third party: If the communication reservation function is enabled (IICFn.IICRSVn bit = 0) This trigger functions as a start condition. If the communication reservation function is disabled (IICRSVn = 1) The IICFn.STCFn bit is set to 1 and information set (1) to the STTn bit is cleared. This trigger does not generate a start condition.
	A restart condition is generated after the wait state is released.
Cautions c For master	oncerning set timing
For master For master For slave: • Setting to	 concerning set timing reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKEn bit has been set to 0 and the slave has been notified of final reception. transmission: A start condition cannot be generated normally during the ACK period. Set to 1 during the wait period that follows output of the ninth clock. Even when the communication reservation function is disabled (IICRSVn bit = 1), the communication reservation status is entered. at the same time as the SPTn bit is prohibited.
For master For master For slave: • Setting to • When the	 concerning set timing reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKEn bit has been set to 0 and the slave has been notified of final reception. transmission: A start condition cannot be generated normally during the ACK period. Set to 1 during the wait period that follows output of the ninth clock. Even when the communication reservation function is disabled (IICRSVn bit = 1), the communication reservation status is entered.

(4/4)

ww.DataSheet4U.com

SPTn	Stop	condition trigger
0	Stop condition is not generated.	
1		set the SCL0n line to high level or wait until the SCL0 mount of time has elapsed, the SDA0n line is changed
For master For master • Cannot b • The SPT • When the eight cloor The WTI SPTn bit	after the slave has been notified transmission: A stop condition cannot be gene 1 during the wait period that foll e set to 1 at the same time as the STTn bit. In bit can be set to 1 only when in master mode ^b e WTIMn bit has been set to 0, if the SPTn bit is cks, note that a stop condition will be generated Mn bit should be changed from 0 to 1 during the should be set to 1 during the wait period that for	CKEn bit has been set to 0 and during the wait period of final reception. erated normally during the ACK reception period. Set lows output of the ninth clock. Note s set to 1 during the wait period that follows output of I during the high-level period of the ninth clock. e wait period following output of eight clocks, and the
Condition f	or clearing (SPTn bit = 0)	Condition for setting (SPTn bit = 1)
AutomationWhen the	by loss in arbitration cally cleared after stop condition is detected LRELn bit = 1 (communication save) IICEn bit = 0 (operation stop) et	Set by instruction

Note Set the SPTn bit to 1 only in master mode. However, when the IICRSVn bit is 0, the SPTn bit must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status. For details, see **17.15 Cautions**.

Caution When the TRCn bit = 1, the WRELn bit is set to 1 during the ninth clock and the wait state is canceled, after which the TRCn bit is cleared to 0 and the SDA0n line is set to high impedance.

Remarks 1. The SPTn bit is 0 if it is read immediately after data setting. **2.** n = 0 to 2

(2) IIC status registers 0 to 2 (IICS0 to IICS2)

The IICSn register indicates the status of I^2C0n (n = 0 to 2).

This register is read-only, in 8-bit or 1-bit units. However, the IICSn register can only be read when the IICCn.STTn bit is 1 or during the wait period.

Reset input clears this register to 00H.

Caution Accessing the IICSn register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

	00H ~	R				IICS1 FFFFD9			
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICSn	MSTSn	ALDn	EXCn	COIn	TRCn	ACKDn	STDn	SPDn	
= 0 to 2)		-							
	MSTSn				Mast	er device status			
	0	Slave device	ce status or c	ommunicatio	on standb	y status			
	1	Master dev	ice commun	cation status	3				
	Condition	or clearing (I	ASTSn bit =	0)		Condition for se	etting (MSTS	n bit = 1)	
	When the Cleared I	stop condition e ALDn bit = by LRELn bit e IICEn bit ch et	1 (arbitration = 1 (commu	nication save	,	• When a start of	condition is g	jenerated	
	ALDn				Arbitrat	ion loss detectio	n		
	0	This status	means eithe	r that there v	was no ar	bitration or that t	the arbitratio	n result was a "win".	
	1	This status	indicates the	e arbitration r	esult was	as a "loss". The MSTSn bit is cleared to 0.			
	Condition	for clearing (ALDn bit = 0)			Condition for se	etting (ALDn	bit = 1)	
	read ^{Note}	n the IICEn bit changes from 1 to 0 (operation)				• When the arbitration result is a "loss".			
	EXCn			Dete	ection of e	f extension code reception			
	0 Extension code was not received.								
	0	1 Extension code was received.							
	-	Extension	code was rec	ceivea.					
	1	Extension for clearing (I				Condition for se	etting (EXCn	bit = 1)	

COIn	Match	ing address detection
0	Addresses do not match.	
1	Addresses match.	
Condition	or clearing (COIn bit = 0)	Condition for setting (COIn bit = 1)
When a s Cleared	start condition is detected stop condition is detected by LRELn bit = 1 (communication save) e IICEn bit changes from 1 to 0 (operation et	When the received address matches the local address (SVAn register) (set at the rising edge of the eighth clock).
TRCn	Transmit	/receive status detection
0	Receive status (other than transmit status). The SDA0n line is set to high impedance.	
1	Transmit status. The value in the SO latch is enabled for output to the SDA0n line (valid starting at the falling edge of the first byte's ninth clock).	
Condition	or clearing (TRCn bit = 0)	Condition for setting (TRCn bit = 1)
 Cleared When the stop) Cleared When the loss) After resembles Master 	top condition is detected by LRELn bit = 1 (communication save) e IICEn bit changes from 1 to 0 (operation by IICCn.WRELn bit = 1 ^{Note} e ALDn bit changes from 0 to 1 (arbitration et is output to the first byte's LSB (transfer specification bit)	 Master When a start condition is generated When "0" is output to the first byte's LSB (transfer direction specification bit) Slave When "1" is input by the first byte's LSB (transfer direction specification bit)

ACKDn	ACK detection		
0	ACK was not detected.		
1	ACK was detected.		
Condition f	for clearing (ACKDn bit = 0) Condition for setting (ACKD bit = 1)		
At the risCleared I	stop condition is detected ing edge of the next byte's first clock by LRELn bit = 1 (communication save) e IICEn bit changes from 1 to 0 (operation et	 After the SDA0n bit is set to low level at the rising edge of the SCL0n pin's ninth clock 	

Note The TRCn bit is cleared to 0 and SDA0n line becomes high impedance when the WRELn bit is set to 1 and the wait state is canceled to 0 at the ninth clock by TRCn bit = 1.

Remark n = 0 to 2

(3/3)

DalaSheet4U.com

SPDn	Stop condition detection				
0	Stop condition was not detected.				
1	Stop condition was detected. The master device's communication is terminated and the bus is released.				
Condition	for clearing (SPDn bit = 0)	Condition for setting (SPDn bit = 1)			
clock foll start con • When th stop)	sing edge of the address transfer byte's first lowing setting of this bit and detection of a idition e IICEn bit changes from 1 to 0 (operation	When a stop condition is detected			

(3) IIC flag registers 0 to 2 (IICF0 to IICF2)

www.DataSheet4U.com


The IICFn register sets the I²C0n operation mode and indicates the I²C bus status.

This register can be read or written in 8-bit or 1-bit units. However, the STCFn and IICBSYn bits are read-only. IICRSVn enables/disables the communication reservation function (see **17.14 Communication Reservation**). The initial value of the IICBSYn bit is set by using the STCENn bit (see **17.15 Cautions**).

The IICRSVn and STCENn bits can be written only when operation of I^2C0n is disabled (IICCn.IICEn bit = 0).

After operation is enabled, IICFn can be read (n = 0 to 2).

Reset input clears this register to 00H.



Cautions 1. Write the STCENn bit only when operation is stopped (IICEn bit = 0).

- 2. When the STCENn bit = 1, the bus released status (IICBSYn bit = 0) is recognized regardless of the actual bus status immediately after the l^2 Cn bus operation is enabled. Therefore, to issue the first start condition (STTn bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.
 - 3. Write the IICRSVn bit only when operation is stopped (IICEn bit = 0).

(4) IIC clock select registers 0 to 2 (IICCL0 to IICCL2)

The IICCLn register sets the transfer clock for I²C0n.

www.DataSheet4U.com

This register can be read or written in 8-bit or 1-bit units. However, the CLDn and DADn bits are read-only. Set the IICCLn register when the IICCn.IICEn bit = 0.

The SMCn, CLn1, and CLn0 bits are set by the combination of the IICXn.CLXn bit and the OCKSTHm, OCKSm1, and OCKSm0 bits of the OCKSm register (see **17.4 (6)** I^2 COn transfer clock setting method) (n = 0 to 2, m = 0, 1).

Reset input clears this register to 00H.

ſ

7 6 <5> <4> 3 2 1 0 100 0 CLDn DADn SMCn DFCn CLn1 CLn0 000 0 CLDn Detection of SCL0n pin level (valid only when IICCn.IICEn bit = 1) 0 0 The SCL0n pin was detected at low level. 1 The SCL0n pin was detected at high level. 1 The SCL0n pin is at low level 0 Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCL0n pin is at low level • When the SCL0n pin is at low level • When the SCL0n pin is at high level • When the SCL0n pin was detected at low level. • When the SCL0n pin is at high level • When the SCL0n pin is at high level 0 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. 1 The SDA0n pin was detected at high level. Condition for clearing (DAD bit = 0) Condition for setting (DAD bit = 1) 0 The SDA0n pin was detected at high level. • When the SDA0n pin is at high level When the BICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the SDA0n pin is at high level • When the BICEn bit = 0 (operation stop) • When the SDA0n pin is at hi
= 0 to 2) CLDn Detection of SCL0n pin level (valid only when IICCn.IICEn bit = 1) 0 The SCL0n pin was detected at low level. 1 The SCL0n pin was detected at high level. Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCL0n pin is at low level • When the SCL0n pin is at low level • When the IICEn bit = 0 (operation stop) • When the SCL0n pin is at high level • After reset • When the SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. 0 The SDA0n pin was detected at high level. 1 The SDA0n pin was detected at high level. 1 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DAD0n bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the SDA0n pin is at a low level • When the SDA0n pin is at high level Operation in standard mode. 1 1 Oper
CLDn Detection of SCL0n pin level (valid only when IICCn.IICEn bit = 1) 0 The SCL0n pin was detected at low level. 1 The SCL0n pin was detected at high level. Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCL0n pin is at low level • When the SCL0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SCL0n pin is at high level • After reset • When the SDA0n pin was detected at low level. 1 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DADn bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation mode switching • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation mode. • When the SDA0n pin is at high level • Operation in standard mode. • Operation mode switching 0 Operation in high-speed mode. • Operation in high-speed mode.
0 The SCLOn pin was detected at low level. 1 The SCLOn pin was detected at high level. Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCLOn pin is at low level • When the SCLOn pin is at low level • When the IICEn bit = 0 (operation stop) • When the SCLOn pin is at high level • Mathematical Mathemati
1 The SCL0n pin was detected at high level. Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCL0n pin is at low level • When the SCL0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SCL0n pin is at high level • After reset • When the SCL0n pin is at high level DADn Detection of SDA0n pin level (valid only when IICEn bit = 1) 0 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DADon bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • More the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • More the SDA0n pin is at low level • When the SDA0n pin is at high level • Operation in standard mode. 1 Operation in high-speed mode. DECn
Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1) • When the SCL0n pin is at low level • When the SCL0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SCL0n pin is at high level • After reset • When the SDL0n pin is at high level DADn Detection of SDA0n pin level (valid only when IICEn bit = 1) 0 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DAD0n bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at low level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation mode switching • Operation in standard mode. 1 Operation in high-speed mode. • Digital filter off. 1 Digital filter off. • Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not
• When the SCL0n pin is at low level • When the SCL0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SCL0n pin is at high level • After reset • When the SCL0n pin is at high level DADn Detection of SDA0n pin level (valid only when IICEn bit = 1) 0 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DAD0n bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation mode switching • When the SDA0n pin is at high level • Mone the IICEn bit = 0 (operation in standard mode. • Uperation in high-speed mode. DFCn Digital filter off. • Digital filter off. 1 Digital filter on. • Digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DF
0 The SDA0n pin was detected at low level. 1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DADn bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at low level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • After reset • When the SDA0n pin is at high level SMCn Operation mode switching 0 Operation in standard mode. 1 Operation in high-speed mode. DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
1 The SDA0n pin was detected at high level. Condition for clearing (DADn bit = 0) Condition for setting (DADn bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • After reset • When the SDA0n pin is at high level SMCn Operation mode switching 0 Operation in standard mode. 1 Operation in high-speed mode. DFCn Digital filter off. 1 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
Condition for clearing (DADn bit = 0) Condition for setting (DADn bit = 1) • When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • After reset • When the SDA0n pin is at high level SMCn Operation mode switching 0 Operation in standard mode. 1 Operation in high-speed mode. DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
• When the SDA0n pin is at low level • When the SDA0n pin is at high level • When the IICEn bit = 0 (operation stop) • When the SDA0n pin is at high level • After reset • When the SDA0n pin is at high level SMCn Operation mode switching 0 Operation in standard mode. 1 Operation in high-speed mode. DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
When the IICEn bit = 0 (operation stop) After reset SMCn Operation mode switching 0 Operation in standard mode. 1 Operation in high-speed mode. DFCn Digital filter off. 1 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
0 Operation in standard mode. 1 Operation in high-speed mode. 1 Operation in high-speed mode. DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
1 Operation in high-speed mode. DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
DFCn Digital filter operation control 0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
0 Digital filter off. 1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
1 Digital filter on. The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
The digital filter can be used only in high-speed mode. In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
The digital life is used to eliminate holse in high-speed mode.

(5) IIC function expansion registers 0 to 2 (IICX0 to IICX2)

The IICXn register sets I²C0n function expansion (valid only in the high-speed mode).

www.DataSheet4U.com

This register can be read or written in 8-bit or 1-bit units.

Setting of the CLXn bit is performed in combination with the SMCn, CLn1, and CLn0 bits of the IICCLn register and the OCKSTHm, OCKSm1, and OCKSm0 bits of the OCKSm register (see **17.4 (6)** I^2 **COn transfer clock setting method**) (m = 0, 1).

Set the IICXn register when the IICCn.IICEn bit = 0.

Reset input clears this register to 00H.

	7	6	5	4	3	2	1	<0>
CXn	0	0	0	0	0	0	0	CLXn

(6) I²C0n transfer clock setting method


The I²COn transfer clock frequency (fscl) is calculated using the following expression (n = 0 to 2).

 $f_{SCL} = 1/(m \times T + t_R + t_F)$

- m = 12, 18, 24, 36, 44, 48, 54, 60, 66, 72, 86, 88, 96, 132, 172, 176, 198, 220, 258, 344 (see Table 17-2 Clock Settings).
- T: 1/fxx
- tR: SCL0n pin rise time
- t⊧: SCL0n pin fall time

For example, the l²C0n transfer clock frequency (fscL) when fxx = 19.2 MHz, m = 198, t_R = 200 ns, and t_F = 50 ns is calculated using following expression.

 $f_{SCL} = 1/(198 \times 52 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 94.7 \text{ kHz}$



The clock to be selected can be set by the combination of the SMCn, CLn1, and CLn0 bits of the IICCLn register, the CLXn bit of the IICXn register, and the OCKSTHm, OCKSm1, and OCKSm0 bits of the OCKSm register (n = 0 to 2, m = 0, 1).

				Table 17-2. Clock	Settings (1	/2)	ww.DataSheet4	
IICX0		IICCL0		Selection Clock	Transfer	Settable Main Clock	Operating	
Bit 0	Bit 3	Bit 1	Bit 0		Clock	Frequency (fxx) Range	Mode	
CLX0	SMC0	CL01	CL00					
0	0	0	0	fxx (when OCKS0 = 18H set)	fxx/44	$2.00 \text{ MHz} \le \text{fxx} \le 4.19 \text{ MHz}$	Standard	
				fxx/2 (when OCKS0 = 10H set)	fxx/88	4.00 MHz ≤ fxx ≤ 8.38 MHz	mode	
				fxx/3 (when OCKS0 = 11H set)	fxx/132	6.00 MHz ≤ fxx ≤ 12.57 MHz	(SMC0 bit = 0)	
				fxx/4 (when OCKS0 = 12H set)	fxx/176	8.00 MHz ≤ fxx ≤ 16.76 MHz		
				fxx/5 (when OCKS0 = 13H set)	fxx/220	10.00 MHz \leq fxx \leq 20.00 MHz		
0	0	0	1	fxx (when OCKS0 = 18H set)	fxx/86	4.19 MHz ≤ fxx ≤ 8.38 MHz		
				fxx/2 (when OCKS0 = 10H set)	fxx/172	8.38 MHz ≤ fxx ≤ 16.76 MHz		
				fxx/3 (when OCKS0 = 11H set)	fxx/258	12.57 MHz ≤ fxx ≤ 20.00 MHz		
				fxx/4 (when OCKS0 = 12H set)	fxx/344	16.76 MHz \leq fxx \leq 20.00 MHz		
0	0	1	0	fxx ^{Note}	fxx/86	$4.19 \text{ MHz} \leq f_{XX} \leq 8.38 \text{ MHz}$		
0	0	1	1	1	fxx (when OCKS0 = 18H set)	fxx/66	6.40 MHz	
				fxx/2 (when OCKS0 = 10H set)	fxx/132	12.80 MHz		
				fxx/3 (when OCKS0 = 11H set)	fxx/198	19.20 MHz		
0	1	0	×	fxx (when OCKS0 = 18H set)	fxx/24	$4.19 \text{ MHz} \le f_{XX} \le 8.38 \text{ MHz}$	High-speed	
				fxx/2 (when OCKS0 = 10H set)	fxx/48	$8.00 \text{ MHz} \le \text{fxx} \le 16.76 \text{ MHz}$	mode (SMC0 bit = 1)	
				fxx/3 (when OCKS0 = 11H set)	fxx/72	12.00 MHz \leq fxx \leq 20.00 MHz		
				fxx/4 (when OCKS0 = 12H set)	fxx/96	16.00 MHz \leq fxx \leq 20.00 MHz		
0	1	1	0	fxx ^{Note}	fxx/24	$4.00 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$		
0	1	1	1	fxx (when OCKS0 = 18H set)	fxx/18	6.40 MHz		
				fxx/2 (when OCKS0 = 10H set)	fxx/36	12.80 MHz		
				fxx/3 (when OCKS0 = 11H set)	fxx/54	19.20 MHz		
1	1	0	×	fxx (when OCKS0 = 18H set)	fxx/12	4.00 MHz \leq fxx \leq 4.19 MHz		
				fxx/2 (when OCKS0 = 10H set)	fxx/24	8.00 MHz \leq fxx \leq 8.38 MHz		
				fxx/3 (when OCKS0 = 11H set)	fxx/36	12.00 MHz \leq fxx \leq 12.57 MHz		
				fxx/4 (when OCKS0 = 12H set)	fxx/48	16.00 MHz \leq fxx \leq 16.67 MHz		
				fxx/5 (when OCKS0 = 13H set)	fxx/60	20.00 MHz		
1	1	1	0	fxx ^{Note}	fxx/12	4.00 MHz \leq fxx \leq 4.19 MHz		
	Other that	an above	9	Setting prohibited	-	-	-	

Note Since the selection clock is fxx regardless of the value set to the OCKS0 register, clear the OCKS0 register to 00H (I²C division clock stopped status).

Remark ×: don't care

				Table 17-2. Clock	Settings (2	/2)	www.Da
IICXm		IICCLm		Selection Clock	Transfer	Settable Main Clock	Operating
Bit 0	Bit 3	Bit 1	Bit 0		Clock	Frequency (fxx) Range	Mode
CLXm	SMCm	CLm1	CLm0				
0	0	0	0	fxx (when OCKS1 = 18H set)	fxx/44	$2.00 \text{ MHz} \le \text{fxx} \le 4.19 \text{ MHz}$	Standard
				fxx/2 (when OCKS1 = 10H set)	fxx/88	4.00 MHz ≤ fxx ≤ 8.38 MHz	mode
				fxx/3 (when OCKS1 = 11H set)	fxx/132	6.00 MHz ≤ fxx ≤ 12.57 MHz	- (SMCm bit = 0)
				fxx/4 (when OCKS1 = 12H set)	fxx/176	8.00 MHz ≤ fxx ≤ 16.76 MHz	
				fxx/5 (when OCKS1 = 13H set)	fxx/220	10.00 MHz ≤ fxx ≤ 20.00 MHz	
0	0	0	1	fxx (when OCKS1 = 18H set)	fxx/86	4.19 MHz ≤ fxx ≤ 8.38 MHz	
				fxx/2 (when OCKS1 = 10H set)	fxx/172	8.38 MHz ≤ fxx ≤ 16.76 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/258	12.57 MHz ≤ fxx ≤ 20.00 MHz	
				fxx/4 (when OCKS1 = 12H set)	fxx/344	16.76 MHz ≤ fxx ≤ 20.00 MHz	
0	0	1	0	fxx ^{Note}	fxx/86	4.19 MHz ≤ fxx ≤ 8.38 MHz	
0	0	1	1	fxx (when OCKS1 = 18H set)	fxx/66	6.40 MHz	
	0 1			fxx/2 (when OCKS1 = 10H set)	fxx/132	12.80 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/198	19.20 MHz	
0	1	0	×	fxx (when OCKS1 = 18H set)	fxx/24	4.19 MHz ≤ fxx ≤ 8.38 MHz	High-speed
				fxx/2 (when OCKS1 = 10H set)	fxx/48	8.00 MHz ≤ fxx ≤ 16.76 MHz	mode
				fxx/3 (when OCKS1 = 11H set)	fxx/72	12.00 MHz ≤ fxx ≤ 20.00 MHz	- (SMCm bit = 1)
				fxx/4 (when OCKS1 = 12H set)	fxx/96	16.00 MHz ≤ fxx ≤ 20.00 MHz	
0	1	1	0	fxx ^{Note}	fxx/24	$4.00 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$	
0	1	1	1	fxx (when OCKS1 = 18H set)	fxx/18	6.40 MHz	
				fxx/2 (when OCKS1 = 10H set)	fxx/36	12.80 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/54	19.20 MHz	
1	1	0	×	fxx (when OCKS1 = 18H set)	fxx/12	$4.00 \text{ MHz} \le f_{xx} \le 4.19 \text{ MHz}$	
				fxx/2 (when OCKS1 = 10H set)	fxx/24	$8.00 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$	
				fxx/3 (when OCKS1 = 11H set)	fxx/36	12.00 MHz ≤ fxx ≤ 12.57 MHz	
				fxx/4 (when OCKS1 = 12H set)	fxx/48	16.00 MHz ≤ fxx ≤ 16.67 MHz	
				fxx/5 (when OCKS1 = 13H set)	fxx/60	20.00 MHz	
1	1	1	0	fxx ^{Note}	fxx/12	$4.00 \text{ MHz} \le f_{XX} \le 4.19 \text{ MHz}$	
	Other that	an above)	Setting prohibited		-	-

 Table 17-2.
 Clock Settings (2/2)

Note Since the selection clock is fxx regardless of the value set to the OCKS1 register, clear the OCKS1 register to 00H (l²C division clock stopped status).

Remarks 1. m = 1, 2

2. \times : don't care


(7) IIC division clock select registers 0, 1 (OCKS0, OCKS1)

The OCKSm register controls the l^2 C0n division clock (n = 0 to 2, m = 0, 1).

www.DataSheet4U.com

This register controls the I²C00 division clock via the OCKS0 register and the I²C01 and I²C02 division clocks via the OCKS1 register.

This register can be read or written in 8-bit units. Reset input clears this register to 00H.




(8) IIC shift registers 0 to 2 (IIC0 to IIC2)

The IICn register is used for serial transmission/reception (shift operations) synchronized with the serial clock. This register can be read or written in 8-bit units, but data should not be written to the IICn register during a data transfer.

Access (read/write) the IICn register only during the wait period. Accessing this register in communication states other than the wait period is prohibited. However, for the master device, the IICn register can be written once only after the transmission trigger bit (IICCn.STTn bit) has been set to 1.

A wait state is released by writing the IICn register during the wait period, and data transfer is started (n = 0 to 2). Reset input clears this register to 00H.



(9) Slave address registers 0 to 2 (SVA0 to SVA2)

www.DataSheet4U.com

The SVAn register holds the I²C bus's slave address.

This register can be read or written in 8-bit units, but bit 0 should be fixed to 0. However, rewriting this register is prohibited when the IICSn.STDn bit = 1 (start condition detection). Reset input clears this register to 00H.

After reset: (ЮН	R/W	Addres	ss: SVA0 FFI	FFD83H, S	VA1 FFFFFC	93H, SVA2 F	FFFFDA3H
	7	6	5	4	3	2	1	0
SVAn								0
(n = 0 to 2)								

17.5 I²C Bus Mode Functions

17.5.1 Pin configuration

The serial clock pin (SCL0n) and serial data bus pin (SDA0n) are configured as follows (n = 0 to 2).

SCL0nThis pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0nThis pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 17-6. Pin Configuration Diagram

17.6 I²C Bus Definitions and Control Methods

The following section describes the l^2C bus's serial data communication format and the signals used by the l^2C bus. The transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition" generated on the l^2C bus's serial data bus is shown below.






The master device generates the start condition, slave address, and stop condition.

ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8bit data).

The serial clock (SCL0n) is continuously output by the master device. However, in the slave device, the SCL0n pin's low-level period can be extended and a wait state can be inserted (n = 0 to 2).

17.6.1 Start condition

A start condition is met when the SCL0n pin is high level and the SDA0n pin changes from high level to low level. The start condition for the SCL0n and SDA0n pins is a signal that the master device outputs to the slave device when starting a serial transfer. The slave device can defect the start condition (n = 0 to 2).





A start condition is output when the IICCn.STTn bit is set (1) after a stop condition has been detected (IICSn.SPDn bit = 1). When a start condition is detected, the IICSn.STDn bit is set (1) (n = 0 to 2).

Caution When the IICCn.IICEn bit of the V850ES/JG2 is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICCn.IICEn bit to 1 when the SCL0n and SDA0n lines are high level.


17.6.2 Addresses


The 7 bits of data that follow the start condition are defined as an address.

www.DataSheet4U.com

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVAn register. If the address data matches the values of the SVAn register, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition (n = 0 to 2).






The slave address and the eighth bit, which specifies the transfer direction as described in **17.6.3 Transfer direction specification** below, are written together to IIC shift register n (IICn) and then output. Received addresses are written to the IICn register (n = 0 to 2).

The slave address is assigned to the higher 7 bits of the IICn register.

17.6.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





17.6.4 ACK

 \overrightarrow{ACK} is used to confirm the serial data status of the transmitting and receiving devices. The receiving device returns \overrightarrow{ACK} for every 8 bits of data it receives. www.DataSheet4U.com

The transmitting device normally receives \overline{ACK} after transmitting 8 bits of data. When \overline{ACK} is returned from the receiving device, the reception is judged as normal and processing continues. The detection of \overline{ACK} is confirmed with the IICSn.ACKDn bit.

When the master device is the receiving device, after receiving the final data, it does not return \overline{ACK} and generates the stop condition. When the slave device is the receiving device and does not return \overline{ACK} , the master device generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return \overline{ACK} may be caused by the following factors.


- (a) Reception was not performed normally.
- (b) The final data was received.
- (c) The receiving device (slave) does not exist for the specified address.


When the receiving device sets the SDA0n line to low level during the ninth clock, ACK is generated (normal reception).

When the IICCn.ACKEn bit is set to 1, automatic \overrightarrow{ACK} generation is enabled. Transmission of the eighth bit following the 7 address data bits causes the IICSn.TRCn bit to be set. Normally, set the ACKEn bit to 1 for reception (TRCn bit = 0).

When the slave device is receiving (when TRCn bit = 0), if the slave device cannot receive data or does not need to receive any more data, clear the ACKEn bit to 0 to indicate to the master that no more data can be received.

Similarly, when the master device is receiving (when TRCn bit = 0) and the subsequent data is not needed, clear the ACKEn bit to 0 to prevent \overline{ACK} from being generated. This notifies the slave device (transmitting device) of the end of the data transmission (transmission stopped).





When the local address is received, ACK is automatically generated regardless of the value of the ACKEn bit. No ACK is generated if the received address is not a local address (NACK).

When receiving the extension code, set the ACKEn bit to 1 in advance to generate ACK.

The ACK generation method during data reception is based on the wait timing setting, as described by the following.

- When 8-clock wait is selected (IICCn.WTIMn bit = 0):
- ACK is generated at the falling edge of the SCL0n pin's eighth clock if the ACKEn bit is set to 1 before the wait state cancellation.
- When 9-clock wait is selected (IICCn.WTIMn bit = 1):
 ACK is generated if the ACKEn bit is set to 1 in advance.


Remark n = 0 to 2

17.6.5 Stop condition

When the SCL0n pin is high level, changing the SDA0n pin from low level to high level generates a stop condition (n = 0 to 2).

A stop condition is generated when the master device outputs to the slave device when serial transfer has been completed. When used as the slave device, the start condition can be detected.






A stop condition is generated when the IICCn.SPTn bit is set to 1. When the stop condition is detected, the IICSn.SPDn bit is set to 1 and the interrupt request signal (INTIICn) is generated when the IICCn.SPIEn bit is set to 1 (n = 0 to 2).

17.6.6 Wait state

A wait state is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0n pin to low level notifies the communication partner of the wait state. When the wait state has been canceled for both the master and slave devices, the next data transfer can begin (n = 0 to 2).






Figure 17-13. Wait State (2/2)

(b) When master and slave devices both have a nine-clock wait (master: transmission, slave: reception, and ACKEn bit = 1) Master and slave both wait Master after output of ninth clock. IICn data write (cancel wait state) IICn 9 2 3 SCL0n 6 8 1 Slave FFH is written to IICn register or WRELn bit is set to 1. IICn SCL0n ACKEn н Wait state Wait state Transfer lines from master/ from slave slave 9 2 SCL0n 8 6 Э SDA0n D2 D1 D0 ACK D7 D6 D5 Generate according to previously set ACKEn bit value Remark n = 0 to 2

A wait state may be automatically generated depending on the setting of the IICCn.WTIMn bit (n = 0 to 2).

Normally, when the IICCn.WRELn bit is set to 1 or when FFH is written to the IICn register on the receiving side, the wait state is canceled and the transmitting side writes data to the IICn register to cancel the wait state.

The master device can also cancel the wait state via either of the following methods.

- By setting the IICCn.STTn bit to 1
- By setting the IICCn.SPTn bit to 1

www.DataSheet4U.com

17.6.7 Wait state cancellation method

In the case of I^2COn , wait state can be canceled normally in the following ways (n = 0 to 2).

www.DataSheet4U.com

- By writing data to the IICn register
- By setting the IICCn.WRELn bit to 1 (wait state cancellation)
- By setting the IICCn.STTn bit to 1 (start condition generation)
- By setting the IICCn.SPTn bit to 1 (stop condition generation)

If any of these wait state cancellation actions is performed, I²C0n will cancel wait state and restart communication. When canceling wait state and sending data (including address), write data to the IICn register.

To receive data after canceling wait state, or to complete data transmission, set the WRELn bit to 1.

To generate a restart condition after canceling wait state, set the STTn bit to 1.

To generate a stop condition after canceling wait state, set the SPTn bit to 1.

Execute cancellation only once for each wait state.

For example, if data is written to the IICn register following wait state cancellation by setting the WRELn bit to 1, conflict between the SDAn line change timing and IICn register write timing may result in the data output to the SDAn line may be incorrect.

Even in other operations, if communication is stopped halfway, clearing the IICCn.IICEn bit to 0 will stop communication, enabling wait state to be cancelled.


If the I²C bus dead-locks due to noise, etc., setting the IICCn.LRELn bit to 1 causes the communication operation to be exited, enabling wait state to be cancelled.

17.7 I²C Interrupt Request Signals (INTIICn)

The following shows the value of the IICSn register at the INTIICn interrupt request signal generation timing and at the INTIICn signal timing (n = 0 to 2).

17.7.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)




(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

www.DataSheet4U.com

	<1> When W	/TIMn b	oit = 0									
					STTn	bit = 1 ↓					SPTn	bit = 1 ↓
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
				1	2	▲3			4	4	▲ 5	▲ 6 Δ7
	▲1: IICS	n registe	er = 100	0X110B								
	▲2: IICS	n registe	er = 100	0X000B (WTIN	/In bit =	1)						
	▲3: IICS	n registe	er = 100	0XX00B (WTI	VIn bit =	0)						
	▲4: IICS	n registe	er = 100	0X110B (WTIN	/In bit =	0)						
	▲5: IICS	n registe	er = 100	0X000B (WTIN	/In bit =	1)						
	▲6: IICS	n registe	er = 100	0XX00B								
	Δ 7: IICS	n registe	er = 000	00001B								
	<2> When W		n = 0 tc Dit = 1	2	STTn	bit = 1					SPTn	bit = 1
07						↓ □						↓
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
	▲1: IICS	n registe		1 0X110B	4	2			4	▲3	4	▲ 4 ∆5
	▲1: IICS											
	▲3: IICS											
	▲4: IICS	-										
	∆ 5: IICS											
	Remai					SPIEn t	pit = 1					

(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)


www.DataSheet4U.com



17.7.2 Slave device operation (when receiving slave address data (address match))

www.DataSheet4U.com

(1) Start ~ Address ~ Data ~ Data ~ Stop





(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

www.DataSheet4U.com

▲1 ▲2 ▲3 ▲3 ▲1: IICSn register = 0001X110B ▲2: IICSn register = 0001X000B ▲3: IICSn register = 0001X000B ▲4: IICSn register = 0001X000B ▲5: IICSn register = 0000001B Remarks 1. ▲: Always generated ▲: Generated only when SPIEn bit = 1 ▲: don't care ▶: n = 0 to 2 <2> When WTIMn bit = 1 (after restart, address match)	4
▲2: IICSn register = 0001X000B ▲3: IICSn register = 0001X110B ▲4: IICSn register = 0001X000B Δ 5: IICSn register = 0000001B Remarks 1. ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2	
▲3: IICSn register = 0001X110B ▲4: IICSn register = 0001X000B Δ 5: IICSn register = 00000001B Remarks 1. ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2	
▲4: IICSn register = 0001X000B Δ 5: IICSn register = 00000001B Remarks 1. ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2	
 Δ 5: IICSn register = 0000001B Remarks 1. ▲: Always generated Δ: Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2 	
 Remarks 1. ▲: Always generated Δ: Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2 	
Δ : Generated only when SPIEn bit = 1 X: don't care 2. n = 0 to 2	
2. n = 0 to 2	
2. n = 0 to 2	
<2> When WTIMn bit = 1 (after restart, address match)	
<2> When WTIMn bit = 1 (after restart, address match)	
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0	ACK SP
▲1 ▲2 ▲3	▲4
▲1: IICSn register = 0001X110B	
▲2: IICSn register = 0001XX00B	
▲3: IICSn register = 0001X110B	
▲4: IICSn register = 0001XX00B	
Δ 5: IICSn register = 00000001B	
Remarks 1. ▲: Always generated	
Δ : Generated only when SPIEn bit = 1 X: don't care	

(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

www.DataSheet4U.com

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP	
				1	▲2			4	▲3		▲4		Δ
	▲1: IICS	n registe	ər = 000 ⁻	1X110B									
	▲2: IICS	n registe	er = 000 ⁻	1X000B									
	▲3: IICS	n registe	er = 0010	0X010B									
	▲4: IICS	n registe	er = 0010	0X000B									
	Δ 5: IICS	n registe	er = 0000	00001B									
	Remar	ks 1.		ays general									
				nerated only	when S	SPIEn k	oit = 1						
			X: dor n = 0 to										
		2.	n = 0 to	2									
	<2> When W				t, exten	sion c	ode reception	n)					
	<2> When W				t, exten	sion co	ode receptio	n)		I			
	<2> When W AD6 to AD0				t, exten	sion co	AD6 to AD0	n) R/W	ĀCK	D7 to D0	ĀCK	SP	
ST	1	TIMn b	Dit = 1 (a	after restar	ĀCK		-	R/W		D7 to D0 ▲4	-	SP	2
	1	' TIMn b R∕₩	Dit = 1 (a	D7 to D0	ĀCK	ST	-	R/W			-	_	2
	AD6 to AD0	r TIMn b R/W	Dit = 1 (a	D7 to D0	ĀCK	ST	-	R/W			-	_	2
	AD6 to AD0	R/W R/W	\overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} $\overrightarrow{ar} = 000^{-1}$ $\overrightarrow{ar} = 000^{-1}$	D7 to D0 1 1X110B 1XX00B	ĀCK	ST	-	R/W			-	_	2
	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W R/W n registe n registe	A Dit = 1 (a ACK Per = 000 ⁻ Per = 000 ⁻ Per = 0010	D7 to D0 1 1X110B 1XX00B 0X010B	ĀCK	ST	-	R/W			-	_	2
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W R/W n registe n registe n registe n registe	ACK ACK Part = 000° Part = 000° Part = 000° Part = 001° Part = 001° Part = 001°	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B	ĀCK	ST	-	R/W			-	_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W R/W n registe n registe n registe n registe n registe	ACK ACK Per = 000° Per = 000° Per = 0010° Per = 0010° Per = 0010° Per = 0010°	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W			-	_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W R/W n registe n registe n registe n registe n registe	ACK ACK Per = 0000 Per = 0000 Per = 0010 Per = 0010	after restart	ACK	ST	-	R/W			-	_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W R/W n registe n registe n registe n registe n registe n registe	bit = 1 (a ACK er = 000 ⁻ er = 0010 er = 0010 er = 0010 er = 0010 er = 0000 A: Alw	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ACK	ST 2	AD6 to AD0	R/W			-	_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W n registe n registe n registe n registe n registe n registe	bit = 1 (a ACK er = 000 ⁻ er = 0010 er = 0010 er = 0010 er = 0010 er = 0000 A: Alw	after restart	ACK	ST 2	AD6 to AD0	R/W			-	_	

(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop


www.DataSheet4U.com

.

17.7.3 Slave device operation (when receiving extension code)

www.DataSheet4U.com

(1) Start ~ Code ~ Data ~ Data ~ Stop



(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

www.DataSheet4U.com

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
			1		▲2				4	▲3	▲4		2
	▲1: IICS	n registe	er = 001	0X010B									
	▲2: IICS	n registe	er = 001	0X000B									
	▲3: IICS	n registe	er = 000	1X110B									
	▲4: IICS	n registe	er = 000	1X000B									
	Δ 5: IICS	n registe	er = 000	00001B									
	Remar			vays generat									
				nerated only n't care	when s	SPIEN	DIT = 1						
			n = 0 to										
			- 0 10	_									
	<2> When W				, addre	ess ma	tch)						
		'TIMn b	oit = 1 (after restart	1						T		
ST	<2> When W AD6 to AD0	'TIMn b R/W	$\mathbf{\overline{ACK}}$	after restart	ĀCK	ST	t ch) AD6 to AD0	R/W	ĀĊĸ	D7 to D0	ĀĊK	SP	
	AD6 to AD0	TIMn t R/W	Dit = 1 (\overline{ACK}	after restart	ĀCK			R/W		D7 to D0		SP 5	
	AD6 to AD0	TIMn b R/W	Dit = 1 (ACK 1 er = 001	after restart D7 to D0 ▲2 0X010B	ĀCK	ST		R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W R/W n registe n registe	Dit = 1 (ACK 1 er = 001 er = 001	after restart	ĀCK	ST		R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W R/W n registe n registe n registe	Dit = 1 (ACK 1 er = 001 er = 001 er = 001	after restart D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST		R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W R/W n registe n registe n registe n registe	Dit = 1 (ACK 1 4 Pr = 001 Pr = 001 Pr = 001 Pr = 000	after restart	ĀCK	ST		R/W				_	2
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W R/W n registe n registe n registe n registe n registe	ACK ACK 1 </td <td>after restart</td> <td>ĀCK</td> <td>ST</td> <td> </td> <td>R/W</td> <td></td> <td></td> <td></td> <td>_</td> <td>2</td>	after restart	ĀCK	ST		R/W				_	2
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W R/W n registe n registe n registe n registe n registe	ACK ACK 1 </td <td>after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B</td> <td>ĀCK</td> <td>ST</td> <td> </td> <td>R/W</td> <td></td> <td></td> <td></td> <td>_</td> <td></td>	after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B	ĀCK	ST		R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W R/W n registe n registe n registe n registe n registe	ACK ACK 1 er = 001 er = 001 er = 001 er = 000 er = 000 er = 000	after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B 00001B	ĀĊĸ	ST		R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	TIMn k R/W A n registe n registe n registe n registe n registe	Dit = 1 (ACK 1 ACK 1 er = 001 er = 001 er = 000 er = 000 er = 000 er = 000	after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B	ACK	ST 3	AD6 to AD0	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	TIMn t R/W A n registe n registe n registe n registe n registe	Dit = 1 (ACK 1 4 1 4 <tr< td=""><td>after restart</td><td>ACK</td><td>ST 3</td><td>AD6 to AD0</td><td>R/W</td><td></td><td></td><td></td><td>_</td><td></td></tr<>	after restart	ACK	ST 3	AD6 to AD0	R/W				_	

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP	
	•		1		▲2				▲3	•	▲4		
	▲1: IICS	n registe	er = 001	0X010B									
	▲2: IICS	n registe	er = 001	0X000B									
	▲3: IICS	n registe	er = 001	0X010B									
	▲4: IICS	n registe	er = 001	0X000B									
	Δ 5: IICS	n registe	er = 0000	00001B									
	_												
	Remai			ays generat			. 14						
			∆: Ge X: dor	nerated only	when a	SPIEN	DIT = 1						
			n = 0 to										
	<2> When W	TIMn b	oit = 1 (after restart	, exten	sion c	ode receptio	n)					
	<2> When W AD6 to AD0	/TIMn b	oit = 1 (after restart	, exten	sion co	ode reception	n) R/W	ACK	D7 to D0	ĀĊĶ	SP	
		R/W	ĀCK		ĀCK	[-	R/W		D7 to D0 ▲5		SP	
		R/W	ACK	D7 to D0	ĀCK	ST	-	R/W					
	AD6 to AD0	R/W	ACK 1 er = 0010	D7 to D0 2 0X010B	ĀCK	ST	-	R/W					
	AD6 to AD0	R/W n registe n registe	ACK 1 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W n registe n registe n registe	ACK 1 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W n registe n registe n registe n registe	\overline{ACK} 1 er = 0010 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W n registe n registe n registe n registe n registe	ACK 1 er = 0010 er = 0010 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0XX00B 0X010B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W n registe n registe n registe n registe n registe n registe	ACK 1 ar = 0010 ar = 0010 ar = 0010 ar = 0010 ar = 0010 ar = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲6: IICS ▲6: IICS ▲7: IICS	R/W n registe n registe n registe n registe n registe n registe	ACK 1 ar = 0010 ar = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B 0XX00B 0XX00B	ACK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲6: IICS ▲6: IICS ▲7: IICS	R/W n registe n registe n registe n registe n registe n registe	ACK 1 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X110B 0X110B 0X110B 0XX00B 00001B	ed	ST 3	AD6 to AD0	R/W					
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲6: IICS ▲6: IICS ▲7: IICS	R/W n registe n registe n registe n registe n registe n registe	ACK 1 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B 0X001B 00001B vays generat nerated only	ed	ST 3	AD6 to AD0	R/W					


(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	/TIMn b	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	SP
31	ADO IO ADO		1		ACK	51	ADO IO ADO	n/ vv		3	ACK	JF
	▲1: IICS				•				-			2
	▲2: IICS	•										
	▲3: IICS	-										
	Δ 4: IICS	-										
	<u> </u>		. – 0000									
	Rema	rks 1.	▲: Alw	ays generat	ed							
				nerated only		SPIEn b	oit = 1					
			X: dor	n't care								
	-2> When W		n = 0 to		addro	ee mie	smatch (- not	+ ovton	sion o	ode))		
ST	<2> When W AD6 to AD0				, addre	ss mis ST	amatch (= not	t exten R/W	sion co	Dde)) D7 to D0	ĀCK	SP
	1	/TIMn k R/W	Dit = 1 (after restart	ĀCK		1		ĀĊĸ		ĀCK	SP
	1	/TIMn k R/W	Dit = 1 (ACK	D7 to D0	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀĊK	-
	AD6 to AD0	TIMn b R/W	Dit = 1 (ACK 1 er = 0010	D7 to D0	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀĊK	-
	AD6 to AD0	R/W R/W	Dit = 1 (ACK 1 er = 0010 er = 0010	D7 to D0 2 DX010B DX110B	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀCK	-
	AD6 to AD0 ▲1: IICS ▲2: IICS	TIMn b R/W n registe n registe	ACK ACK 1 41 601	D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀĊĸ	-
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	TIMn E R/W n registe n registe n registe	Dit = 1 (ACK 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4	D7 to D0 2 DX010B DX110B DX110B DXX00B D0X10B	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀĊĶ	-
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	TIMn E R/W n registe n registe n registe	Dit = 1 (ACK 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4	D7 to D0 2 DX010B DX110B DX110B DXX00B D0X10B	ĀCK	ST	1		ĀĊĸ	D7 to D0	ĀĊĸ	-
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	TIMn to R/W an registe n registe n registe n registe n registe	ACK ACK I ACK I	D7 to D0 2 DX010B DX110B DXX00B D0X10B D0001B vays generat	ACK	ST ▲3	AD6 to AD0		ĀĊĸ	D7 to D0	ĀĊĸ	-
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	TIMn to R/W n register n register n register n register n register	ACK ACK I ACK I	D7 to D0 2 DX010B DX110B DXX00B D0X10B D0X10B D0001B vays generation nerated only	ACK	ST ▲3	AD6 to AD0		ĀĊĸ	D7 to D0	ĀĊK	-

17.7.4 Operation without communication

www.DataSheet4U.com

(1) Start ~ Code ~ Data ~ Data ~ Stop




17.7.5 Arbitration loss operation (operation as slave after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data

ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	D7 to D0	ĀCK	SP	
				1	▲2	4	▲3	4	<u>\</u> 4
▲ 1:	: IICSn register	= 01012	X110B (I	Example: Whe	en IICSn.	ALDn bit is rea	ad during	g interru	pt servicing
▲2	: IICSn register	= 00012	X000B						
▲3	: IICSn register	= 00012	X000B						
Δ4:	: IICSn register	= 00000	0001B						
P	omorko 1 🔺			orotod					
'n	emarks 1. \blacktriangle			only when II	CCn SP	IEn hit – 1			
		: don'			0011.01				
	2. n	= 0 to 2	2						
			2						
Whe	2. n en WTIMn bi		2						
Wh			2 ĀCK	D7 to D0	ĀCK	D7 to D0	ĀCK	SP]
	en WTIMn bi	t = 1	ACK	D7 to D0		D7 to D0		-]
ST	en WTIMn bi	t = 1 R/W	ĀĊK	1		2		3 2	
ST	en WTIMn bi	$t = 1$ R/\overline{W} $= 01012$	<u>АСК</u> X110В (I	1		2		3 2	
ST ▲1: ▲2:	en WTIMn bi AD6 to AD0 : IICSn register	t = 1 R/W = 01012 = 00012	ACK X110B (I X100B	1		2		3 2	
ST ▲1: ▲2: ▲3:	en WTIMn bi AD6 to AD0 : IICSn register : IICSn register	t = 1 R/W = 01012 = 00012	ACK X110B (I X100B XX00B	1		2		3 2	
ST ▲1: ▲2: ▲3: △4:	en WTIMn bi AD6 to AD0 : IICSn register : IICSn register : IICSn register : IICSn register	t = 1 R/W = 01012 = 00012 = 000012	ACK X110B (I X100B XX00B XX00B 0001B	1 Example: Whe		2		3 2	
ST ▲1: ▲2: ▲3: ∆4:	en WTIMn bi AD6 to AD0 : IICSn register : IICSn register : IICSn register : IICSn register : IICSn register	t = 1 R/W = 01012 = 00012 = 00000 x: Alwa	ACK X110B (I X100B XX00B XX00B D001B ays gen	1 Example: Whe	en ALDn	⊾2 bit is read duri		3 2	
ST ▲1: ▲2: ▲3: ∆4:	en WTIMn bi AD6 to AD0 : IICSn register : IICSn register : IICSn register : IICSn register emarks 1. Δ	t = 1 R/W = 01012 = 00012 = 00000 x: Alwa	ACK X110B (I X100B XX00B D001B ays gen erated o	1 Example: Whe	en ALDn	⊾2 bit is read duri		3 2	


(2) When arbitration loss occurs during transmission of extension code




17.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)

www.DataSheet4U.com

(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code



(3) When arbitration loss occurs during data transfer

www.DataSheet4U.com

٦

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	D7 to D0	ACK	SP	
				1	▲2				Δ3
▲1	: IICSn register	= 1000	1110B						
▲2	: IICSn register	= 0100	0000B (B	Example: Whe	en ALDn I	oit is read duri	ng interr	upt serv	/icing)
Δ3	: IICSn register	= 00000	0001B						
		= 0 to 2		only when S	PIEn bit	= 1			
	2. n en WTIMn bi	= 0 to 2 t = 1	2						1
• Wh	2. n	= 0 to 2		D7 to D0	PIEn bit	= 1 D7 to D0	ĀCK	SP]
	2. n en WTIMn bi	= 0 to 2 t = 1	2 ĀCK		ĀCK		ĀCK	-] ∆3
ST	2. n en WTIMn bi	= 0 to : t = 1 R/W	2 ACK	D7 to D0	ĀCK	D7 to D0	ĀĊĸ	-] 3
ST ▲1	2. n en WTIMn bi AD6 to AD0	= 0 to 2 $t = 1$ R/W $= 1000$	2 ACK 1110B	D7 to D0	ĀĊĸ	D7 to D0	-	-	
ST ▲1 ▲2	2. n en WTIMn bi AD6 to AD0 : IICSn register	$= 0 \text{ to } 2$ $t = 1$ R/\overline{W} $= 1000$ $= 01000$	2 ACK 1110B 0100B (E	D7 to D0	ĀĊĸ	D7 to D0	-	-	
ST ▲1 ▲2 ∆3	2. n en WTIMn bi AD6 to AD0 : IICSn register : IICSn register : IICSn register	$= 0 \text{ to } 2^{2}$ $t = 1$ R/W $= 1000$ $= 01000$	2 ACK 1110B 0100B (E 0001B	D7 to D0 1 Example: Whe	ĀĊĸ	D7 to D0	-	-	
ST ▲1 ▲2 ∆3	2. n en WTIMn bi AD6 to AD0 : IICSn register : IICSn register : IICSn register emarks 1. 4	= 0 to $\frac{1}{2}$ t = 1 R/\overline{W} = 1000 = 01000 = 00000	2 ACK 1110B 0100B (E 0001B ays gen	D7 to D0 1 Example: Whe	ACK	D7 to D0 2 bit is read duri	-	-	


(4) When arbitration loss occurs due to restart condition during data transfer

www.DataSheet4U.com


٦

ST	AD6 to AD0	R/W	ĀCK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SF
				1		1			2		
	▲1: IICSn regis	ter = 10	00X110	3							
	▲2: IICSn regis	ter = 01	000110E	3 (Example: W	hen AL[On bit is read d	uring int	errupt se	ervicing)		
1	∆ 3: IICSn regis	ter = 000	000001E	3							
	Remarks 1.	Δ: G	enerate on't care	ed only when	SPIEn	bit = 1					
		n = 0 t	o 2								
<2> E	Extension coo	-								1	
< 2> E St	Extension coo	le R/₩	ĀCK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀĊĶ	S
ST	AD6 to AD0	R/W		1	ST	AD6 to AD0	R/W		D7 to D0	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis	R/W ter = 10	00X110	1				<u> </u>	2	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis	R/W ter = 100 ter = 01	00X110 10X010	1 3 3 (Example: W				<u> </u>	2	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis IICCn.LRELn bit	R/\overline{W} ter = 100 ter = 01 t is set to	00X110 10X010 0 1 by so	1 3 3 (Example: W oftware				<u> </u>	2	ACK	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis	R/\overline{W} ter = 100 ter = 01 t is set to	00X110 10X010 0 1 by so	1 3 3 (Example: W oftware				<u> </u>	2	ĀĊŔ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis IICCn.LRELn bit	R/\overline{W} ter = 100 ter = 01 t is set to ter = 000	00X110 10X010 0 1 by so 000001E	1 3 3 (Example: W oftware				<u> </u>	2	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis IICCn.LRELn bit ∆ 3: IICSn regist	R/\overline{W} ter = 100 ter = 01 t is set to ter = 000 \blacktriangle : Al	00X1101 10X0101 0 1 by so 000001E ways g	1 3 3 (Example: W oftware	/hen ALI	Dn bit is read d		<u> </u>	2	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis IICCn.LRELn bit ∆ 3: IICSn regist	R/\overline{W} ter = 100 ter = 01 t is set to ter = 000	00X1101 10X0101 0 1 by so 000001E ways g	1 3 3 (Example: W oftware 3 enerated enerated ed only when	/hen ALI	Dn bit is read d		<u> </u>	2	ĀĊĸ	S
ST	AD6 to AD0 ▲1: IICSn regis ▲2: IICSn regis IICCn.LRELn bit ∆ 3: IICSn regist Remarks 1.	R/\overline{W} ter = 100 ter = 01 t is set to ter = 000	00X1101 10X0101 0 1 by so 000001E ways g enerate on't care	1 3 3 (Example: W oftware 3 enerated 4d only when 9	/hen ALI	Dn bit is read d		<u> </u>	2	ACK	S

(5) When arbitration loss occurs due to stop condition during data transfer




(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart condition www.DataSheet4U.com




(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

www.DataSheet4U.com



(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop condition



17.8 Interrupt Request Signal (INTIICn) Generation Timing and Wait Control

The setting of the IICCn.WTIMn bit determines the timing by which the INTIICn register is generated and the corresponding wait control, as shown below (n = 0 to 2).

WTIMn Bit	During	g Slave Device Ope	eration	During	Master Device Op	eration
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

Table 17-3. INTIICn Generation Timing and Wait Control

Notes 1. The slave device's INTIICn signal and wait period occur at the falling edge of the ninth clock only when there is a match with the address set to the SVAn register.

At this point, the \overline{ACK} is generated regardless of the value set to the IICCn.ACKEn bit. For a slave device that has received an extension code, the INTIICn signal occurs at the falling edge of the eighth clock.

When the address does not match after restart, the INTIICn signal is generated at the falling edge of the ninth clock, but no wait occurs.

- 2. If the received address does not match the contents of the SVAn register and an extension code is not received, neither the INTIICn signal nor a wait occurs.
- **Remarks 1.** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.
 - **2.** n = 0 to 2

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined regardless of the WTIMn bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

www.DataSheet4U.com

- By setting the IICCn.WRELn bit to 1
- By writing to the IICn register
- By start condition setting (IICCn.STTn bit = 1)^{Note}
- By stop condition setting (IICCn.SPTn bit = 1)^{Note}

Note Master only

When an 8-clock wait has been selected (WTIMn bit = 0), whether or not the ACK has been generated must be determined prior to wait cancellation.

Remark n = 0 to 2

(5) Stop condition detection

The INTIICn signal is generated when a stop condition is detected.

Remark n = 0 to 2

17.9 Address Match Detection Method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. The INTIICn signal occurs when a local address has been set to the SVAn register and when the address set to the SVAn register matches the slave address sent by the master device, or when an extension code has been received (n = 0 to 2).

17.10 Error Detection

In I^2C bus mode, the status of the serial data bus pin (SDA0n) during data transmission is captured by the IICn register of the transmitting device, so the data of the IICn register prior to transmission can be compared with the transmitted IICn data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match (n = 0 to 2).

17.11 Extension Code

(1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (IICSn.EXCn bit) is set for extension code reception and an interrupt request signal (INTIICn) is issued at the falling edge of the eighth clock (n = 0 to 2).

The local address stored in the SVAn register is not affected.

- (2) If 11110xx0 is set to the SVAn register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIICn signal occurs at the falling edge of the eighth clock (n = 0 to 2)
 - Higher four bits of data match: EXCn bit = 1
 - Seven bits of data match: IICSn.COIn bit = 1
- (3) Since the processing after the interrupt request signal occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set the IICCn.LRELn bit to 1 and the CPU will enter the next communication wait state.

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	х	CBUS address
0000 010	х	Address that is reserved for different bus format
1111 0xx	х	10-bit slave address specification

Table 17-4.	Extension	Code Bit	Definitions
-------------	-----------	----------	-------------

17.12 Arbitration

www.DataSheet4U.com

When several master devices simultaneously generate a start condition (when the IICCn.STTn bit is set to 1 before the IICSn.STDn bit is set to 1), communication between the master devices is performed while the number of clocks is adjusted until the data differs. This kind of operation is called arbitration (n = 0 to 2).

When one of the master devices loses in arbitration, an arbitration loss flag (IICSn.ALDn bit) is set to 1 via the timing by which the arbitration loss occurred, and the SCL0n and SDA0n lines are both set to high impedance, which releases the bus (n = 0 to 2).

Arbitration loss is detected based on the timing of the next interrupt request signal (INTIICn) (the eighth or ninth clock, when a stop condition is detected, etc.) and the setting of the ALDn bit to 1, which is made by software (n = 0 to 2).

For details of interrupt request timing, see 17.7 I²C Interrupt Request Signals (INTIICn).




Figure 17-14. Arbitration Timing Example

Table 17-5. Status During Arbitration and Interrupt Request Signal Generation Timing <u>ww.DataSheet4U.com</u> Status During Arbitration Interrupt Request Generation Timing At falling edge of eighth or ninth clock following byte transfer^{Note 1} Transmitting address transmission Read/write data after address transmission Transmitting extension code Read/write data after extension code transmission Transmitting data ACK transfer period after data reception When restart condition is detected during data transfer When stop condition is generated (when IICCn.SPIEn bit = 1)^{Note 2} When stop condition is detected during data transfer When SDA0n pin is low level while attempting to generate At falling edge of eighth or ninth clock following byte transfer^{Note 1} restart condition When stop condition is generated (when IICCn.SPIEn bit = 1)^{Note 2} When stop condition is detected while attempting to generate restart condition At falling edge of eighth or ninth clock following byte transfer^{Note 1} When DSA0n pin is low level while attempting to generate stop condition

When SCL0n pin is low level while attempting to generate restart condition

- **Notes 1.** When the IICCn.WTIMn bit = 1, an INTIICn signal occurs at the falling edge of the ninth clock. When the WTIMn bit = 0 and the extension code's slave address is received, an INTIICn signal occurs at the falling edge of the eighth clock (n = 0 to 2).
 - When there is a possibility that arbitration will occur, set the SPIEn bit to 1 for master device operation (n = 0 to 2).

17.13 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary the INTIICn signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, the IICCn.SPIEn bit is set regardless of the wakeup function, and this determines whether INTIICn signal is enabled or disabled (n = 0 to 2).

17.14 Communication Reservation

www.DataSheet4U.com

17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0)

To start master device communications when not currently using the bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes in which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICCn.LRELn bit was set to 1) (n = 0 to 2).

If the IICCn.STTn bit is set to 1 while the bus is not used, a start condition is automatically generated and a wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to the IICn register causes master address transfer to start. At this point, the IICCn.SPIEn bit should be set to 1 (n = 0 to 2).

When STTn has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status (n = 0 to 2).

If the bus has been released A start condition is generated If the bus has not been released (standby mode) Communication reservation

To detect which operation mode has been determined for the STTn bit, set the STTn bit to 1, wait for the wait period, then check the IICSn.MSTSn bit (n = 0 to 2).

The wait periods, which should be set via software, are listed in Table 17-6. These wait periods can be set by the SMCn, CLn1, and CLn0 bits of the IICCLn register and the IICXn.CLXn bit (n = 0 to 2).

	Table	17-0. Walt	· onouo			www.DataSheet4U.com
Clock Selection	CLXn	SMCn	CLn1	CLn0	Wait Period	
fxx (when OCKSm = 18H set)	0	0	0	0	26 clocks	
fxx/2 (when OCKSm = 10H set)	0	0	0	0	52 clocks	
fxx/3 (when OCKSm = 11H set)	0	0	0	0	78 clocks	
fxx/4 (when OCKSm = 12H set)	0	0	0	0	104 clocks	
fxx/5 (when OCKSm = 13H set)	0	0	0	0	130 clocks	
fxx (when OCKSm = 18H set)	0	0	0	1	47 clocks	
fxx/2 (when OCKSm = 10H set)	0	0	0	1	94 clocks	
fxx/3 (when OCKSm = 11H set)	0	0	0	1	141 clocks	
fxx/4 (when OCKSm = 12H set)	0	0	0	1	188 clocks	
fxx	0	0	1	0	47 clocks	
fxx (when OCKSm = 18H set)	0	1	0	×	16 clocks	
fxx/2 (when OCKSm = 10H set)	0	1	0	×	32 clocks	
fxx/3 (when OCKSm = 11H set)	0	1	0	×	48 clocks	
fxx/4 (when OCKSm = 12H set)	0	1	0	×	64 clocks	
fxx	0	1	1	0	16 clocks	
fxx (when OCKSm = 18H set)	1	1	0	×	10 clocks	
fxx/2 (when OCKSm = 10H set)	1	1	0	×	20 clocks	
fxx/3 (when OCKSm = 11H set)	1	1	0	×	30 clocks	
fxx/4 (when OCKSm = 12H set)	1	1	0	×	40 clocks	
fxx	1	1	1	0	10 clocks	

Table 17-6. Wait Periods

Remarks 1. n = 0 to 2 m = 0, 1

2. $\times =$ don't care

The communication reservation timing is shown below.




Figure 17-15. Communication Reservation Timing

Communication reservations are accepted via the following timing. After the IICSn.STDn bit is set to 1, a communication reservation can be made by setting the IICCn.STTn bit to 1 before a stop condition is detected (n = 0 to 2).




Figure 17-16. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 17-17. Communication Reservation Flowchart

17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)

When the IICCn.STTn bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. There are two modes in which the bus is not used

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICCn.LRELn bit was set to 1) (n = 0 to 2).

To confirm whether the start condition was generated or request was rejected, check the IICFn.STCFn flag. The time shown in Table 17-7 is required until the STCFn flag is set after setting the STTn bit to 1. Therefore, secure the time by software.

OCKSENm	OCKSm1	OCKSm0	CLn1	CLn0	Wait Period
1	0	0	0	×	6 clocks
1	0	1	0	×	9 clocks
1	1	0	0	×	12 clocks
1	1	1	0	×	15 clocks
0	0	0	1	0	3 clocks

Table 17-7. Wait Periods	Table	17-7.	Wait	Periods
--------------------------	-------	-------	------	---------

Remarks 1. ×: don't care

2. n = 0 to 2

m = 0, 1

17.15 Cautions

(1) When IICFn.STCENn bit = 0

Immediately after the l^2 COn operation is enabled, the bus communication status (IICFn.IICBSYn bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCLn register. <2> Set the IICCn.IICEn bit. <3> Set the IICCn.SPTn bit.

(2) When IICFn.STCENn bit = 1

Immediately after I^2COn operation is enabled, the bus released status (IICBSYn bit = 0) is recognized regardless of the actual bus status. To generate the first start condition (IICCn.STTn bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

- (3) When the IICCn.IICEn bit of the V850ES/JG2 is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICCn.IICEn bit to 1 when the SCL0n and SDA0n lines are high level.
- (4) Determine the operation clock frequency by the IICCLn, IICXn, and OCKSm registers before enabling the operation (IICCn.IICEn bit = 1). To change the operation clock frequency, clear the IICCn.IICEn bit to 0 once.
- (5) After the IICCn.STTn and IICCn.SPTn bits have been set to 1, they must not be re-set without being cleared to 0 first.
- (6) If transmission has been reserved, set the IICCN.SPIEn bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait status will be released by writing communication data to I²Cn, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait status because an interrupt request was not generated. However, it is not necessary to set the SPIEn bit to 1 for the software to detect the IICSn.MSTSn bit.

Remark n = 0 to 2 m = 0, 1

17.16 Communication Operations


www.DataSheet4U.com

Remark Set the P38, P39, P40, P41, P90, and P91 pins to I²C mode (SDA0n, SCL0n), before starting communication referencing **Table 4-15 Using Port Pin as Alternate-Function Pin** (n = 0 to 2).

17.16.1 Master operation 1


The following shows the flowchart for master communication when the communication reservation function is enabled (IICFn.IICRSVn bit = 0) and the master operation is started after a stop condition is detected (IICFn.STCENn bit = 0).





17.16.2 Master operation 2

The following shows the flowchart for master communication when the communication reservation function is disabled (IICRSVn bit = 1) and the master operation is started without detecting a stop condition (STCENn bit = 1).






17.16.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIICn interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIICn interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.





Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of INTIICn signal.

(1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection, ACK from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIICn interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clear processing (the address match is regarded as a request for the next data).

(3) Communication direction flag


This flag indicates the direction of communication and is the same as the value of IICSn.TRCn bit.

The following shows the operation of the main processing block during slave operation.

Start l²C0n and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning \overline{ACK} . When the master device stops returning \overline{ACK} , transfer is complete.

For reception, receive the required number of data and do not return \overrightarrow{ACK} for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit





The following shows an example of the processing of the slave device by an INTIICn interrupt (it is assumed that no extension codes are used here). During an INTIICn interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I²C0n bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 17-22 Slave Operation Flowchart (2).




Figure 17-22. Slave Operation Flowchart (2)

17.17 Timing of Data Communication

www.DataSheet4U.com

When using I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.


After outputting the slave address, the master device transmits the IICSn.TRCn bit, which specifies the data transfer direction, and then starts serial communication with the slave device.


The shift operation of the IICn register is synchronized with the falling edge of the serial clock pin (SCL0n). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0n pin.


Data input via the SDA0n pin is captured by the IICn register at the rising edge of the SCL0n pin.

The data communication timing is shown below.


Remark n = 0 to 2








llCn	 _ IICn ← data	$ $ IICn \leftarrow data
ACKDn		
STDn		
SPDn		
WTIMn	H	
ACKEn	Н	
MSTSn	н	
STTn		
SPTn		
WRELn		
INTIICn		
TRCn	H Transmit	
Transfer SCL0n	lines 8_91_2_3_4_5_6_7	8 9
SDA0n		
Process IICn	ing by slave device / IICn ← FFH Note	//IICn ← FFH Not
ACKDn		
STDn		
SPDn		
WTIMn	H /	
ACKEn	н	
MSTSn	<u> </u>	
STTn	<u> </u>	
SPTn		
WRELn	Note	Note
INTIICn		
TRCn	L Receive	











Figure 17-24. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)







	IICn ← FFH Note IICn ← address
ACKDn	
STDn	
SPDn	
WTIMn	L
ACKEn	
MSTSn	
STTn	/
SPTn	
WRELn	
INTIICn	(When SPIEn = 1)
TRCn	
Transfer	
SCL0n	
SDA0n	D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ NACK \ \ AD6 \ AD5 \ Stop \ Start
Process	ng by slave device condition
IICn	IICn ← data
ACKDn	
STDn	
STDn	
STDn SPDn	
STDn SPDn WTIMn ACKEn	H
STDn SPDn WTIMn ACKEn MSTSn	H H L
STDn SPDn WTIMn ACKEn MSTSn STTn	H H L L
STDn SPDn WTIMn ACKEn MSTSn STTn SPTn	H H L
STDn SPDn WTIMn ACKEn MSTSn STTn SPTn WRELn	H H L L
STDn SPDn WTIMn ACKEn MSTSn STTn SPTn	H H L L

CHAPTER 18 DMA FUNCTION (DMA CONTROLLER)

The V850ES/JG2 includes a direct memory access (DMA) controller (DMAC) that executes and controls DMA transfer.


The DMAC controls data transfer between memory and I/O, between memories, or between I/Os based on DMA requests issued by the on-chip peripheral I/O (serial interface, timer/counter, and A/D converter), interrupts from external input pins, or software triggers (memory refers to internal RAM or external memory).

18.1 Features

- 4 independent DMA channels
- Transfer unit: 8/16 bits
- Maximum transfer count: 65,536 (2¹⁶)
- Transfer type: Two-cycle transfer
- Transfer mode: Single transfer mode
- Transfer requests
 - Request by interrupts from on-chip peripheral I/O (serial interface, timer/counter, A/D converter) or interrupts from external input pin
 - Requests by software trigger
- Transfer targets
 - Internal RAM \leftrightarrow Peripheral I/O
 - Peripheral I/O \leftrightarrow Peripheral I/O
 - Internal RAM \leftrightarrow External memory
 - External memory ↔ Peripheral I/O
 - External memory ↔ External memory

18.2 Configuration

www.DataSheet4U.com



18.3 Registers

Γ

٦

(1) DMA source address registers 0 to 3 (DSA0 to DSA3)

The DSA0 to DSA3 registers set the DMA source addresses (26 bits each) for DMA channel n (n = 0 to 3). These registers are divided into two 16-bit registers, DSAnH and DSAnL.

These registers can be read or written in 16-bit units.

After res	et: Undefin	ed R/W	Ad		DSA2H	I FFFFF	092H, [DSA3I	H FFF	FF09	ЭАН,	
						. FFFFF(. FFFFF(-					
	15 14	13 12	11 1	10 9	8	76	5	4	3	2	1	0
DSAnH (n = 0 to 3)	IR 0	0 0	0	0 SA25	SA24	SA23 SA2	22 SA21	SA20	SA19	SA18	SA17 SA	416
DSAnL	15 14	13 12		10 9	8	7 6	5	4	3	2		0
(n = 0 to 3)	SA15 SA14	SA13 SA12	SA11 S/	A10 SA9	SA8	SA7 SA	6 SA5	SA4	SA3	SA2	SA1 S	AO
	IR			Specifi	cation	of DMA	transfe	r sour	се			
	0	External m	nemory	or on-ch	ip peri	pheral I/	0					
	1	Internal R/	AM									
	SA25 to SA16	Set the ad (default va During DM When DM	llue is u 1A trans	undefined sfer, the i	l). next D	MA trans	sfer sou	irce a	ddres			
	SA15 to SA0	Set the ad (default va During DM When DM	lue is u 1A trans	undefined sfer, the i	l). next D	MA trans	sfer sou	irce a	ddres			
(DCHCn. • Perioc • Perioc • Perioc	9SAnH ar Enn bit = I from aft I from aft	id DSAnL 0). er reset to er channe	regist o start el initia	ters at t t of first alizatio	he fo DMA 1 by [llowing transf DCHCn	ı timin er .INITn	bit to	o sta	rt of	DMA t	er is disabled transfer rt of the next
3. When the	e value o reading		· J		,			5	,	-		d DSAnL, are Id (see 18.13
4. Followin	g reset, DMA trar	nsfer. If t		-	-			-			-	isters before IA transfer is

(2) DMA destination address registers 0 to 3 (DDA0 to DDA3)

The DDA0 to DDA3 registers set the DMA destination address (26 bits each) for DMA channel n (n = 0 to 3). These registers are divided into two 16-bit registers, DDAnH and DDAnL. These registers can be read or written in 16-bit units.


After reset:	Undefin	ned I	R/W	Add	ress:	DDA	.0H F	FFFF	086H	I, DD	A1H	FF	FFF	08	EH,				
						DDA	2H F	FFFF	096H	I, DD	АЗН	FF	FFF	09	EH,				
						DDA	OL FI	FFFF	084H	, DD	A1L	FFF	FFC	080	CH,				
						DDA	2L FI	FFFF	094H	, DD	A3L	FFF	FFC)9C	СН				
1!	5 14	13 1:	2 11	10	9	8	7	6	5	4	3		2	1		0			
DDAnH				0	1	DA24				1				-					
(n = 0 to 3)		13 1:		10	9	8	7	6	5	4	3		2	1		0			
DDAnL		DA13 DA										_	2 DA2			0 A0			
(n = 0 to 3)	-											-				-			
	IR			Spe	ecifica	ition o	f DM	A trar	sfer o	destir	natio	n							
	0	Externa	al memo	ory or	on-cł	ip pei	ripher	al I/O											
	1	Interna	RAM																
		1														_			
DA	25 to DA16	Set an (defaul		•		,	DMA	trans	sfer d	estina	ation								
		During					DMA 1	ransf	er de	stinat	tion a	add	ress	is is	held.	.			
		When [DMA tra	ansfer	is co	nplete	ed, th	e DM	A trar	nsfer	sour	ce a	addr	res	s set				
		first is h	neld.																
	15 to DA0	Sation	oddroo	o (A 1	to A) of [N4A +	ronof	or do	otinot	ion								
	15 IU DAU	Set an (defaul		•				lansi	er ue:	Suna	1011								
		During				,	DMA 1	ransf	er de	stina	tion a	add	ress	is is	held.				
		When [ansfer	is co	nplete	ed, th	e DM	A trar	nsfer	sour	ce a	addr	es	s set				
		first is h	nela.																
Cautions 1. Be sure to	clear b	oits 14 t	o 10 o	f the	DDA	nH r	egist	ter to	0.										
2. Set the DD			nL reg	giste	rs at	the f	ollov	ving	timiı	ng w	her	۱DI	MA	tra	ansf	er i	s dis	able	эd
(DCHCn.Er																			
Period f										. I I.	•	•							
Period fPeriod f						-													~+
DMA tra			inpieur			A lla	11310			1.10		n –	• •)	10	510				
3. When the v		of the D	DAn r	egis	ter is	read	d, tw	o 16	-bit ı	regis	sters	s, C	DA	n⊦	l an	d D	DAn	L, a	re
read. If re				-						-									
Cautions).																			
4. Following	reset,	set th	e DSA	۹nH,	DSA	nL,	DDA	nH,	DDA	<mark>\nL</mark> ,	an	d	DBC	Cn	reg	jiste	ers b	efo	re
starting DM	IA trar	nsfer.	If thes	e reș	giste	rs ar	e no	t set	, the	op	erat	ion	wh	ner	n DN		irans	fer	is
started is n	ot gua	rantee	d.																

(3) DMA byte count registers 0 to 3 (DBC0 to DBC3)

The DBC0 to DBC3 registers are 16-bit registers that set the byte transfer count for DMA channel n (n = 0 to 3). These registers hold the remaining transfer count during DMA transfer.

These registers are decremented by 1 per one transfer regardless of the transfer data unit (8/16 bits), and the transfer is terminated if a borrow occurs.

These registers can be read or written in 16-bit units.



started is not guaranteed.

(4) DMA addressing control registers 0 to 3 (DADC0 to DADC3)

The DADC0 to DADC3 registers are 16-bit registers that control the DMA transfer mode for DMA channel n (n = 0 to 3).

These registers can be read or written in 16-bit units.

Reset input clears these registers to 0000H.

				DADC2 F	FFFF0D4	H, DADC3	FFFFF0D	6H					
	15	14	13	12	11	10	9	8					
DADC	n O	DS0	0	0	0	0	0	0					
(n = 0 to 3		_	_		_	_							
		6 SAD0	5 DAD1	4 DAD0	3	2	1	0					
	SAD1	SADU	DADT	DADU	0	0	0	0					
		1											
	DS0			Setting c	f transfer	data size							
	0	8 bits											
	1	16 bits											
	SAD1	SAD0	Settin	g of count d	irection of	f the transfe	er source a	ddress					
	0	0	Incremen	-									
	0	1	Decreme	nt									
	1	0	Fixed										
	1	1	Setting p	rohibited									
	DAD1	DAD0		ing of count	direction	of the desti	nation add	ress					
	0	0	Incremen										
	0	1	Decreme	nt									
	1	0	Fixed										
	1	1	Setting p	rohibited									
2. Set th bit =	ire to clear b ne DADCn re 0). riod from aft	egister at	the follow	ving timin	g when	DMA tran		sabled (DC					
	riod from aft			-									
	riod from af	ter comp	letion of	DMA tran	sfer (DC	HCn.TCn	bit = 1)	to start of					
	A transfer S0 bit spec	ifies the (size of the	e transfer	data ar	nd does n	ot contro	l hus sizin					
	(DS0 bit = 0)				-								
	. ,	transfer data size is set to 16 bits (DS0 bit = 1), transfer cannot be started from an											
odd a	address. Tr	ansfer is		•		• ·							
addre	ess aligned t	<u>.</u>											
5 If DM	A transfer is		d on an o	n-chin no	rinherel	I/O region	or (ac th	a transfor					

5. If DMA transfer is executed on an on-chip peripheral I/O register (as the transfer source or destination), be sure to specify the same transfer size as the register size. For example, to execute DMA transfer on an 8-bit register, be sure to specify 8-bit transfer.

(5) DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

The DCHC0 to DCHC3 registers are 8-bit registers that control the DMA transfer operating mode for DMA channel n.

These registers can be read or written in 8-bit or 1-bit units. (However, bit 7 is read-only and bits 1 and 2 are write-only. If bit 1 or 2 is read, the read value is always 0.)

Reset input clears these registers to 00H.

DCHCn TCn ^{Note 1} 0 0 0 INITn ^{Note 2} STGn ^{Note 2} (n = 0 to 3) TCn ^{Note 1} Status flag indicates whether DMA transfer through DMA channel n has completed or not 0 DMA transfer had not completed. 1 DMA transfer had completed. 1 DMA transfer and cleared to 0 when it is read. It is set to 1 on the last DMA transfer and cleared to 0 when it is read. 1 INITn ^{Note 2} If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0 1	Enn
TCn ^{Note 1} Status flag indicates whether DMA transfer through DMA channel n has completed or not 0 DMA transfer had not completed. 1 DMA transfer had completed. It is set to 1 on the last DMA transfer and cleared to 0 when it is read. INITn ^{Note 2} If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0	
through DMA channel n has completed or not 0 DMA transfer had not completed. 1 DMA transfer had completed. It is set to 1 on the last DMA transfer and cleared to 0 when it is read. INITn ^{Note 2} If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0	
1 DMA transfer had completed. It is set to 1 on the last DMA transfer and cleared to 0 when it is read. INITn ^{Note 2} If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0)	
It is set to 1 on the last DMA transfer and cleared to 0 when it is read. INITn ^{Note 2} If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0	
$\frac{1}{10000000000000000000000000000000000$	
DMA transfer status can be initialized. When re-setting the DMA transfer status (re-setting the DDAnH, DSAnH, DSAnL, DBCn, and DADCn registers) before DMA trans completed (before the TCn bit is set to 1), be sure to initialize the channel. When initializing the DMA controller, however, be sure to observ procedure described in 18.13 Cautions .	DDAnL, sfer is DMA
STGn ^{Note 2} This is a software startup trigger of DMA transfer. If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0 bit = 1), DMA transfer is started.	, Enn
Enn Setting of whether DMA transfer through DMA channel n is to be enabled or disabled	
0 DMA transfer disabled	
1 DMA transfer enabled	
 DMA transfer is enabled when the Enn bit is set to 1. When DMA transfer is completed (when a terminal count is generated), this automatically cleared to 0. To abort DMA transfer, clear the Enn bit to 0 by software. To resume, set the bit to 1 again. When aborting or resuming DMA transfer, however, be sure to observe the procedure described in 18.13 Cautions. 	he Enn

cleared to 0 and then the TCn bit is set to 1. If the DCHCn register is read while its bits are being updated, a value indicating "transfer not completed and transfer is disabled" (TCn bit = 0 and Enn bit = 0) may be read.

(6) DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

The DTFR0 to DTFR3 registers are 8-bit registers that control the DMA transfer start trigger via interrupt request signals from on-chip peripheral I/O.

The interrupt request signals set by these registers serve as DMA transfer start factors.

These registers can be read or written in 8-bit units. However, DFn bit can be read or written in 1-bit units.

Reset input clears these registers to 00H.

DTFR2 FFFF814H, DTFR3 FFFF816H	After re	set: 00H	R/W	Address: [OTFR0 FFF	FF810H,	DTFR1 FF	FFF812H,		
DTFRn DFn 0 IFCn5 IFCn4 IFCn3 IFCn2 IFCn1 IFCn0 (n = 0 to 3) DFn ^{Note} DMA transfer request flag 0 No DMA transfer request flag 0 0 No DMA transfer request flag 1 DMA transfer request 1 DMA transfer request 0 0 No DMA transfer request 1 DMA transfer request 1 DMA transfer request 0 0 No transfer request Note The DFn bit is a write-only bit. Write 0 to this bit to clear a DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled (DCHCn.Enn bit = 0). •				ſ	DTFR2 FF	FF814H,	DTFR3 FF	FFF816H		
(n = 0 to 3) DFn ^{Note} 0 No DMA transfer request 1 DMA transfer occurs while DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled. 0 Period from after reset to start of first DMA transfer • Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer • Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer • DMA transfer 2. An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or sub IDL		<7>	6	5	4	3	2	1	0	
DFn ^{Note} DMA transfer request flag 0 No DMA transfer request 1 DMA transfer request Note The DFn bit is a write-only bit. Write 0 to this bit to clear a DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled. (DCHCn.Enn bit = 0). Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or sub IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1). If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when ar interrupt occurs from the selected on-chip peripheral I/O, regardless of whether the DMA	DTFRn	DFn	0	IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	1
0 No DMA transfer request 1 DMA transfer occurs while DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. 1 Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled. 1 DCHCn.Enn bit = 0). Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer Period from after completion of DMA transfer cycle (nor is the DFn bit set to 1). If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when ar interrupt occurs from the sel	(n = 0 to 3)									•
0 No DMA transfer request 1 DMA transfer request 1 DMA transfer request Note The DFn bit is a write-only bit. Write 0 to this bit to clear a DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled (DCHCn.Enn bit = 0). • • Period from after reset to start of first DMA transfer • Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer • Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer • Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer • An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or sub IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1). 3. If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when ar interrupt occurs from the selected on-chip peripheral I/O, regardless of whether the DMA		DFn ^{Note}			DMA tr	ansfer requ	uest flag			1
 Note The DFn bit is a write-only bit. Write 0 to this bit to clear a DMA transfer request if an interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled (DCHCn.Enn bit = 0). Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or sub IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1). If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when ar interrupt occurs from the selected on-chip peripheral I/O, regardless of whether the DMA 		0	No DMA	transfer req						
 specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled (DCHCn.Enn bit = 0). Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the nex DMA transfer 2. An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or sub IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1). 3. If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when ar interrupt occurs from the selected on-chip peripheral I/O, regardless of whether the DMA 		1	DMA trar	nsfer reques	st					
immediately started. Remark For the IFCn5 to IFCn0 bits, see Table 18-1 DMA Start Factors.	specified as the Cautions 1. Set the (DCHCn. • Period • Period DMA ti 2. An inter IDLE mo 3. If a DMA interrupt transfer immedia	cause of s IFCn5 to Enn bit = I from aft from aft from aft rupt requ de) does start fac cocurs f is enabl tely start	o IFCn0 o IFCn0 o). er reset t er chann ter comp ter comp test that not start tor is sel from the led or d ed.	MA transfe bits at t to start of el initializ eletion of is genera the DMA lected by selected lisabled.	he follow first DM/ ation by DMA tran ted in the transfer the IFCns on-chip If DMA	while DM/ ving timi A transfer DCHCn.If DSfer (DC e standb cycle (no 5 to IFCn oeriphera is enab	A transfer ing wher VITn bit to CHCn.TCn y mode (r is the D 0 bits, the 0 bits, the 1 I/O, reg led in th	is disable DMA t o start of b bit = 1) IDEL1, IC Fn bit se e DFn bit yardless o	d. ransfer is DMA trar to start o DLE2, STO t to 1). t is set to of whethe	s disabled nsfer of the next DP, or sub- 1 when an er the DMA

			Table 1	8-1. DMA S	tart Factors		v_DataSheet4U.com
IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt Source	<u></u>)didsheel40.com
0	0	0	0	0	0	DMA request by interrupt disabled	-
0	0	0	0	0	1	INTPO	
0	0	0	0	1	0	INTP1	
0	0	0	0	1	1	INTP2	
0	0	0	1	0	0	INTP3	
0	0	0	1	0	1	INTP4	
0	0	0	1	1	0	INTP5	
0	0	0	1	1	1	INTP6	
0	0	1	0	0	0	INTP7	
0	0	1	0	0	1	INTTQ0OV	
0	0	1	0	1	0	INTTQ0CC0	
0	0	1	0	1	1	INTTQ0CC1	
0	0	1	1	0	0	INTTQ0CC2	
0	0	1	1	0	1	INTTQ0CC3	
0	0	1	1	1	0	INTTP0OV	
0	0	1	1	1	1	INTTP0CC0	
0	1	0	0	0	0	INTTP0CC1	
0	1	0	0	0	1	INTTP10V	
0	1	0	0	1	0	INTTP1CC0	
0	1	0	0	1	1	INTTP1CC1	
0	1	0	1	0	0	INTTP2OV	
0	1	0	1	0	1	INTTP2CC0	
0	1	0	1	1	0	INTTP2CC1	
0	1	0	1	1	1	INTTP3CC0	
0	1	1	0	0	0	INTTP3CC1	
0	1	1	0	0	1	INTTP4CC0	
0	1	1	0	1	0	INTTP4CC1	
0	1	1	0	1	1	INTTP5CC0	
0	1	1	1	0	0	INTTP5CC1	
0	1	1	1	0	1	INTTM0EQ0	
0	1	1	1	1	0	INTCB0R/INTIIC1	
0	1	1	1	1	1	INTCB0T	
1	0	0	0	0	0	INTCB1R	
1	0	0	0	0	1	INTCB1T	
1	0	0	0	1	0	INTCB2R	
1	0	0	0	1	1	INTCB2T	
1	0	0	1	0	0	INTCB3R	
1	0	0	1	0	1	INTCB3T	
1	0	0	1	1	0	INTUA0R/INTCB4R	
1	0	0	1	1	1	INTUA0T/INTCB4T	
1	0	1	0	0	0	INTUA1R/INTIIC2	
1	0	1	0	0	1	INTUA1T	
1	0	1	0	1	0	INTUA2R/INTIIC0	
1	0	1	0	1	1	INTUA2T	
1	0	1	1	0	0	INTAD	
1	0	1	1	0	1	INTKR	
		Other the	an above			Setting prohibited	

Table 18-1. DMA Start Factors

Remark n = 0 to 3

18.4 Transfer Targets

Table 18-2 shows the relationship between the transfer targets ($\sqrt{:}$ Transfer enabled, \times : Transfer disabled).

			Transfer D	estination	
		Internal ROM	On-Chip Peripheral I/O	Internal RAM	External Memory
	On-chip peripheral I/O	×	\checkmark	\checkmark	\checkmark
Source	Internal RAM	×	\checkmark	×	\checkmark
Sou	External memory	×	\checkmark	\checkmark	\checkmark
	Internal ROM	×	×	×	×

Table 18-2. Relationship Between Transfer Targets

Caution The operation is not guaranteed for combinations of transfer destination and source marked with "×" in Table 18-2.

18.5 Transfer Modes

Single transfer is supported as the transfer mode.

In single transfer mode, the bus is released at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again once. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

If a new transfer request of the same channel and a transfer request of another channel with a lower priority are generated in a transfer cycle, DMA transfer of the channel with the lower priority is executed after the bus is released to the CPU (the new transfer request of the same channel is ignored in the transfer cycle).

18.6 Transfer Types

www.DataSheet4U.com

As a transfer type, the 2-cycle transfer is supported.

In two-cycle transfer, data transfer is performed in two cycles, a read cycle and a write cycle.

In the read cycle, the transfer source address is output and reading is performed from the source to the DMAC. In the write cycle, the transfer destination address is output and writing is performed from the DMAC to the destination.

An idle cycle of one clock is always inserted between a read cycle and a write cycle. If the data bus width differs between the transfer source and destination for DMA transfer of two cycles, the operation is performed as follows.

<16-bit data transfer>

<1> Transfer from 32-bit bus \rightarrow 16-bit bus

A read cycle (the higher 16 bits are in a high-impedance state) is generated, followed by generation of a write cycle (16 bits).

- <2> Transfer from 16-/32-bit bus to 8-bit bus
 - A 16-bit read cycle is generated once, and then an 8-bit write cycle is generated twice.
- <3> Transfer from 8-bit bus to 16-/32-bit bus An 8-bit read cycle is generated twice, and then a 16-bit write cycle is generated once.
- <4> Transfer between 16-bit bus and 32-bit bus A 16-bit read cycle is generated once, and then a 16-bit write cycle is generated once.

For DMA transfer executed to an on-chip peripheral I/O register (transfer source/destination), be sure to specify the same transfer size as the register size. For example, for DMA transfer to an 8-bit register, be sure to specify byte (8-bit) transfer.

Remark The bus width of each transfer target (transfer source/destination) is as follows.

- On-chip peripheral I/O: 16-bit bus width
- Internal RAM: 32-bit bus width
- External memory: 8-bit or 16-bit bus width

18.7 DMA Channel Priorities

www.DataSheet4U.com

The DMA channel priorities are fixed as follows.

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

The priorities are checked for every transfer cycle.

18.8 Time Related to DMA Transfer

The time required to respond to a DMA request, and the minimum number of clocks required for DMA transfer are shown below.

Single transfer: DMA response time (<1>) + Transfer source memory access (<2>) + 1^{Note 1} + Transfer destination memory access (<2>)

DM	IA Cycle	Minimum Number of Execution Clocks
<1> DMA request response	e time	4 clocks (MIN.) + Noise elimination time ^{Note 2}
<2> Memory access	External memory access	Depends on connected memory.
	Internal RAM access	2 clocks ^{Note 3}
	Peripheral I/O register access	3 clocks + Number of wait cycles specified by VSWC register $^{\mbox{Note}4}$

Notes 1. One clock is always inserted between a read cycle and a write cycle in DMA transfer.

- If an external interrupt (INTPn) is specified as the trigger to start DMA transfer, noise elimination time is added (n = 0 to 7).
- 3. Two clocks are required for a DMA cycle.
- 4. More wait cycles are necessary for accessing a specific peripheral I/O register (for details, see 3.4.8 (2)).

18.9 DMA Transfer Start Factors

www.DataSheet4U.com

There are two types of DMA transfer start factors, as shown below.

(1) Request by software

If the STGn bit is set to 1 while the DCHCn.TCn bit = 1 and Enn bit = 1 (DMA transfer enabled), DMA transfer is started.

To request the next DMA transfer cycle immediately after that, confirm, by using the DBCn register, that the preceding DMA transfer cycle has been completed, and set the STGn bit to 1 again (n = 0 to 3).

```
TCn bit = 0, Enn bit = 1

\downarrow

STGn bit = 1 ... Starts the first DMA transfer.

\downarrow

Confirm that the contents of the DBCn register have been updated.

STGn bit = 1 ... Starts the second DMA transfer.

\downarrow

:

\downarrow
```

Generation of terminal count ... Enn bit = 0, TCn bit = 1, and INTDMAn signal is generated.

(2) Request by on-chip peripheral I/O

If an interrupt request is generated from the on-chip peripheral I/O set by the DTFRn register when the DCHCn.TCn bit = 0 and Enn bit = 1 (DMA transfer enabled), DMA transfer is started.

- Cautions 1. Two start factors (software trigger and hardware trigger) cannot be used for one DMA channel. If two start factors are simultaneously generated for one DMA channel, only one of them is valid. The start factor that is valid cannot be identified.
 - 2. A new transfer request that is generated after the preceding DMA transfer request was generated or in the preceding DMA transfer cycle is ignored (cleared).
 - 3. The transfer request interval of the same DMA channel varies depending on the setting of bus wait in the DMA transfer cycle, the start status of the other channels, or the external bus hold request. In particular, as described in Caution 2, a new transfer request that is generated for the same channel before the DMA transfer cycle or during the DMA transfer cycle is ignored. Therefore, the transfer request intervals for the same DMA channel must be sufficiently separated by the system. When the software trigger is used, completion of the DMA transfer cycle that was generated before can be checked by updating the DBCn register.

18.10 DMA Abort Factors

DMA transfer is aborted if a bus hold occurs.

The same applies if transfer is executed between the internal memory/on-chip peripheral I/O and internal memory/on-chip peripheral I/O.

When the bus hold is cleared, DMA transfer is resumed.


18.11 End of DMA Transfer

When DMA transfer has been completed the number of times set to the DBCn register and when the DCHCn.Enn bit is cleared to 0 and TCn bit is set to 1, a DMA transfer end interrupt request signal (INTDMAn) is generated for the interrupt controller (INTC) (n = 0 to 3).

The V850ES/JG2 does not output a terminal count signal to an external device. Therefore, confirm completion of DMA transfer by using the DMA transfer end interrupt or polling the TCn bit.

18.12 Operation Timing


Figures 18-1 to 18-4 show DMA operation timing.



Remarks 1. Transfer in the order of DMA0 \rightarrow DMA1 \rightarrow DMA2

2. In the case of transfer between external memory spaces (multiplexed bus, no wait)

Figure 18-2. Priority of DMA (2)



CHAPTER 18 DMA FUNCTION (DMA CONTROLLER)




Figure 18-3. Period in Which DMA Transfer Request Is Ignored (1)




Figure 18-4. Period in Which DMA Transfer Request Is Ignored (2)

<1> DMA0 transfer request

- <2> New DMA0 transfer request is generated during DMA0 transfer.
 - \rightarrow A DMA transfer request of the same channel is ignored during DMA transfer.
- <3> Requests for DMA0 and DMA1 are generated at the same time.
 - ightarrow DMA0 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
 - \rightarrow DMA1 request is acknowledged.
- <4> Requests for DMA0, DMA1, and DMA2 are generated at the same time.
 - ightarrow DMA1 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
 - ightarrow DMA0 request is acknowledged according to priority. DMA2 request is held pending (transfer of DMA2 occurs next).

#4U.com

Preliminary User's Manual U17715EJ1V0UD

18.13 Cautions

(1) Caution for VSWC register

When using the DMAC, be sure to set an appropriate value, in accordance with the operating frequency, to the VSWC register.

When the default value (77H) of the VSWC register is used, or if an inappropriate value is set to the VSWC register, the operation is not correctly performed (for details of the VSWC register, see **3.4.8 (1) (a) System** wait control register (VSWC)).

(2) Caution for DMA transfer executed on internal RAM

When executing the following instructions located in the internal RAM, do not execute a DMA transfer that transfers data to/from the internal RAM (transfer source/destination), because the CPU may not operate correctly afterward.

- Bit manipulation instruction located in internal RAM (SET1, CLR1, or NOT1)
- Data access instruction to misaligned address located in internal RAM

Conversely, when executing a DMA transfer to transfer data to/from the internal RAM (transfer source/destination), do not execute the above two instructions.

(3) Caution for reading DCHCn.TCn bit (n = 0 to 3)

The TCn bit is cleared to 0 when it is read, but it is not automatically cleared even if it is read at a specific timing. To accurately clear the TCn bit, add the following processing.

(a) When waiting for completion of DMA transfer by polling TCn bit

Confirm that the TCn bit has been set to 1 (after TCn bit = 1 is read), and then read the TCn bit three more times.

(b) When reading TCn bit in interrupt servicing routine

Execute reading the TCn bit three times.

(4) DMA transfer initialization procedure (setting DCHCn.INITn bit to 1)

Even if the INITn bit is set to 1 when the channel executing DMA transfer is to be initialized, the channel may not be initialized. To accurately initialize the channel, execute either of the following two procedures.

(a) Temporarily stop transfer of all DMA channels

Initialize the channel executing DMA transfer using the procedure in <1> to <7> below. Note, however, that TCn bit is cleared to 0 when step <5> is executed. Make sure that the other processing programs do not expect that the TCn bit is 1.

- <1> Disable interrupts (DI).
- <2> Read the DCHCn.Enn bit of DMA channels other than the one to be forcibly terminated, and transfer the value to a general-purpose register.
- <3> Clear the Enn bit of the DMA channels used (including the channel to be forcibly terminated) to 0. To clear the Enn bit of the last DMA channel, execute the clear instruction twice. If the target of DMA transfer (transfer source/destination) is the internal RAM, execute the instruction three times.
 - Example: Execute instructions in the following order if channels 0, 1, and 2 are used (if the target of transfer is not the internal RAM).
 - Clear DCHC0.E00 bit to 0.
 - Clear DCHC1.E11 bit to 0.
 - Clear DCHC2.E22 bit to 0.
 - Clear DCHC2.E22 bit to 0 again.
- <4> Set the INITn bit of the channel to be forcibly terminated to 1.
- <5> Read the TCn bit of each channel not to be forcibly terminated. If both the TCn bit and the Enn bit read in <2> are 1 (logical product (AND) is 1), clear the saved Enn bit to 0.
- <6> After the operation in <5>, write the Enn bit value to the DCHCn register.
- <7> Enable interrupts (EI).

Caution Be sure to execute step <5> above to prevent illegal setting of the Enn bit of the channels whose DMA transfer has been normally completed between <2> and <3>.

(b) Repeatedly execute setting INITn bit until transfer is forcibly terminated correctly

- <1> Suppress a request from the DMA request source of the channel to be forcibly terminated (stop operation of the on-chip peripheral I/O).
- <2> Check that the DMA transfer request of the channel to be forcibly terminated is not held pending, by using the DTFRn.DFn bit. If a DMA transfer request is held pending, wait until execution of the pending request is completed.
- <3> When it has been confirmed that the DMA request of the channel to be forcibly terminated is not held pending, clear the Enn bit to 0.
- <4> Again, clear the Enn bit of the channel to be forcibly terminated. If the target of transfer for the channel to be forcibly terminated (transfer source/destination) is the internal RAM, execute this operation once more.
- <5> Copy the initial number of transfers of the channel to be forcibly terminated to a general-purpose register.
- <6> Set the INITn bit of the channel to be forcibly terminated to 1.
- <7> Read the value of the DBCn register of the channel to be forcibly terminated, and compare it with the value copied in <5>. If the two values do not match, repeat operations <6> and <7>.
- Remarks 1. When the value of the DBCn register is read in <7>, the initial number of transfers is read if forced termination has been correctly completed. If not, the remaining number of transfers is read.
 - **2.** Note that method (b) may take a long time if the application frequently uses DMA transfer for a channel other than the DMA channel to be forcibly terminated.

(5) Procedure of temporarily stopping DMA transfer (clearing Enn bit)

Stop and resume the DMA transfer under execution using the following procedure.

- <1> Suppress a transfer request from the DMA request source (stop the operation of the on-chip peripheral I/O).
- <2> Check the DMA transfer request is not held pending, by using the DFn bit (check if the DFn bit = 0). If a request is pending, wait until execution of the pending DMA transfer request is completed.
- <3> If it has been confirmed that no DMA transfer request is held pending, clear the Enn bit to 0 (this operation stops DMA transfer).
- <4> Set the Enn bit to 1 to resume DMA transfer.
- <5> Resume the operation of the DMA request source that has been stopped (start the operation of the onchip peripheral I/O).

(6) Memory boundary

The operation is not guaranteed if the address of the transfer source or destination exceeds the area of the DMA target (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.

(7) Transferring misaligned data

DMA transfer of misaligned data with a 16-bit bus width is not supported. If an odd address is specified as the transfer source or destination, the least significant bit of the address is forcibly assumed to be 0.

(8) Bus arbitration for CPU

Because the DMA controller has a higher priority bus mastership than the CPU, a CPU access that takes place during DMA transfer is held pending until the DMA transfer cycle is completed and the bus is released to the CPU.

However, the CPU can access the external memory, on-chip peripheral I/O, and internal RAM to/from which DMA transfer is not being executed.

- The CPU can access the internal RAM when DMA transfer is being executed between the external memory and on-chip peripheral I/O.
- The CPU can access the internal RAM and on-chip peripheral I/O when DMA transfer is being executed between the external memory and external memory.

(9) Registers/bits that must not be rewritten during DMA operation

Set the following registers at the following timing when a DMA operation is not under execution. [Registers]

- DSAnH, DSAnL, DDAnH, DDAnL, DBCn, and DADCn registers
- DTFRn.IFCn5 to DTFRn.IFCn0 bits

[Timing of setting]

- Period from after reset to start of the first DMA transfer
- Time after channel initialization to start of DMA transfer
- Period from after completion of DMA transfer (TCn bit = 1) to start of the next DMA transfer

(10) Be sure to set the following register bits to 0.

- Bits 14 to 10 of DSAnH register
- Bits 14 to 10 of DDAnH register
- Bits 15, 13 to 8, and 3 to 0 of DADCn register
- Bits 6 to 3 of DCHCn register

(11) DMA start factor

Do not start two or more DMA channels with the same start factor. If two or more channels are started with the same factor, a DMA channel with a lower priority may be acknowledged earlier than a DMA channel with a higher priority.

(12) Read values of DSAn and DDAn registers

Values in the middle of updating may be read from the DSAn and DDAn registers during DMA transfer (n = 0 to 3).

For example, if the DSAnH register and then the DSAnL register are read when the DMA transfer source address (DSAn register) is 0000FFFFH and the count direction is incremental (DADCn.SAD1 and DADCn.SAD0 bits = 00), the value of the DSAn register differs as follows, depending on whether DMA transfer is executed immediately after the DSAnH register is read.

(a) If DMA transfer does not occur while DSAn register is read

- <1> Read value of DSAnH register: DSAnH = 0000H
- <2> Read value of DSAnL register: DSAnL = FFFFH

(b) If DMA transfer occurs while DSAn register is read

- <1> Read value of DSAnH register: DSAnH = 0000H
- <2> Occurrence of DMA transfer
- <3> Incrementing DSAn register: DSAn = 00100000H
- <4> Read value of DSAnL register: DSAnL = 0000H

CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850ES/JG2 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 57 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/JG2 can process interrupt request signals from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

19.1 Features

- Interrupts
 - Non-maskable interrupts: 2 sources
 - Maskable interrupts: External: 8, Internal: 47 sources
 - 8 levels of programmable priorities (maskable interrupts)
 - Multiple interrupt control according to priority
 - Masks can be specified for each maskable interrupt request.
 - Noise elimination, edge detection, and valid edge specification for external interrupt request signals.

○ Exceptions

- Software exceptions: 32 sources
- Exception trap: 2 sources (illegal opcode exception)

Interrupt/exception sources are listed in Table 19-1.

			I	able 19-1. Interrupt Source	e List (1/3)		www.Dat	
Туре	Classification	Default Priority	Name	Trigger	Generating Unit	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input Reset input by internal source	RESET	0000H	0000000H	Undefined	-
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		-	INTWDT2	WDT2 overflow	WDT2	0020H	00000020H	Note 1	-
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{Note 2}	00000040H	nextPC	-
exception		-	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal opcode/ DBTRAP instruction	_	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTLVI	Low voltage detection	POCLVI	0080H	0000080H	nextPC	LVIIC
		1	INTP0	External interrupt pin input edge detection (INTP0)	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	External interrupt pin input edge detection (INTP1)	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	External interrupt pin input edge detection (INTP2)	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	External interrupt pin input edge detection (INTP3)	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	External interrupt pin input edge detection (INTP4)	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	External interrupt pin input edge detection (INTP5)	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	External interrupt pin input edge detection (INTP6)	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTP7	External interrupt pin input edge detection (INTP7)	Pin	0100H	00000100H	nextPC	PIC7
		9	INTTQ00V	TMQ0 overflow	TMQ0	0110H	00000110H	nextPC	TQ0OVIC
		10	INTTQ0CC0	TMQ0 capture 0/compare 0 match	TMQ0	0120H	00000120H	nextPC	TQ0CCIC0
		11	INTTQ0CC1	TMQ0 capture 1/compare 1 match	TMQ0	0130H	00000130H	nextPC	TQ0CCIC1
		12	INTTQ0CC2	TMQ0 capture 2/compare 2 match	TMQ0	0140H	00000140H	nextPC	TQ0CCIC2
		13	INTTQ0CC3	TMQ0 capture 3/compare 3 match	TMQ0	0150H	00000150H	nextPC	TQ0CCIC3
		14	INTTP0OV	TMP0 overflow	TMP0	0160H	00000160H	nextPC	TP00VIC
		15	INTTP0CC0	TMP0 capture 0/compare 0 match	TMP0	0170H	00000170H	nextPC	TPOCCICO
		16	INTTP0CC1	TMP0 capture 1/compare 1 match	TMP0	0180H	00000180H	nextPC	TP0CCIC1
		17	INTTP10V	TMP1 overflow	TMP1	0190H	00000190H	nextPC	TP10VIC
		18	INTTP1CC0	TMP1 capture 0/compare 0 match	TMP1	01A0H	000001A0H	nextPC	TP1CCIC0
		19	INTTP1CC1	TMP1 capture 1/compare 1 match	TMP1	01B0H	000001B0H	nextPC	TP1CCIC1
		20	INTTP2OV	TMP2 overflow	TMP2	01C0H	000001C0H	nextPC	TP2OVIC
		21	INTTP2CC0	TMP2 capture 0/compare 0 match	TMP2	01D0H	000001D0H	nextPC	TP2CCIC0
		22	INTTP2CC1	TMP2 capture 1/compare 1 match	TMP2	01E0H	000001E0H	nextPC	TP2CCIC1

 Table 19-1. Interrupt Source List (1/3)

Notes 1. For the restoring in the case of INTWDT2, see 19.2.2 (2) From INTWDT2 signal.

2. n = 0 to FH

			I	able 19-1. Interrupt Source				www.D	ataSheet
Туре	Classification	Default Priority	Name	Trigger	Generating Unit	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	23	INTTP3OV	TMP3 overflow	TMP3	01F0H	000001F0H	nextPC	TP3OVIC
		24	INTTP3CC0	TMP3 capture 0/compare 0 match	ТМР3	0200H	00000200H	nextPC	TP3CCIC0
		25	INTTP3CC1	TMP3 capture 1/compare 1 match	ТМР3	0210H	00000210H	nextPC	TP3CCIC1
		26	INTTP4OV	TMP4 overflow	TMP4	0220H	00000220H	nextPC	TP4OVIC
		27	INTTP4CC0	TMP4 capture 0/compare 0 match	TMP4	0230H	00000230H	nextPC	TP4CCIC0
		28	INTTP4CC1	TMP4 capture 1/compare 1 match	TMP4	0240H	00000240H	nextPC	TP4CCIC1
		29	INTTP50V	TMP5 overflow	TMP5	0250H	00000250H	nextPC	TP5OVIC
		30	INTTP5CC0	TMP5 capture 0/compare 0 match	TMP5	0260H	00000260H	nextPC	TP5CCIC0
		31	INTTP5CC1	TMP5 capture 1/compare 1 match	TMP5	0270H	00000270H	nextPC	TP5CCIC1
		32	INTTM0EQ0	TMM0 compare match	тммо	0280H	00000280H	nextPC	TM0EQIC0
		33	INTCB0R/ INTIIC1	CSIB0 reception completion/ CSIB0 reception error/ IIC1 transfer completion	CSIB0/ IIC1	0290H	00000290H	nextPC	CB0RIC/ IICIC1
		34	INTCB0T	CSIB0 consecutive transmission write enable	CSIB0	02A0H	000002A0H	nextPC	CB0TIC
		35	INTCB1R	CSIB1 reception completion/ CSIB1 reception error	CSIB1	02B0H	000002B0H	nextPC	CB1RIC
		36	INTCB1T	CSIB1 consecutive transmission write enable	CSIB1	02C0H	000002C0H	nextPC	CB1TIC
		37	INTCB2R	CSIB2 reception completion/ CSIB2 reception error	CSIB2	02D0H	000002D0H	nextPC	CB2RIC
		38	INTCB2T	CSIB2 consecutive transmission write enable	CSIB2	02E0H	000002E0H	nextPC	CB2TIC
		39	INTCB3R	CSIB3 reception completion/ CSIB3 reception error	CSIB3	02F0H	000002F0H	nextPC	CB3RIC
		40	INTCB3T	CSIB3 consecutive transmission write enable	CSIB3	0300H	00000300H	nextPC	CB3TIC
		41	INTUA0R/ INTCB4R	UARTA0 reception completion/ CSIB4 reception completion/ CSIB4 reception error	UARTA0/ CSIB4	0310H	00000310H	nextPC	UA0RIC/C B4RIC
		42	INTUA0T/ INTCB4T	UARTA0 consecutive transmission enable/CSIB4 consecutive transmission write enable	UARTA0/ CSIB4	0320H	00000320H	nextPC	UA0TIC/ CB4TIC
		43	INTUA1R/ INTIIC2	UARTA1 reception completion/ UARTA1 reception error/ IIC2 transfer completion	uarta1/ IIC2	0330H	00000330H	nextPC	UA1RIC/ IICIC2
		44	INTUA1T	UARTA1 consecutive transmission enable	UARTA1	0340H	00000340H	nextPC	UA1TIC
		45	INTUA2R/ INTIIC0	UARTA2 reception completion/ IIC0 transfer completion	UARTA/ IIC0	0350H	00000350H	nextPC	UA2RIC/ IICIC0
		46	INTUA2T	UARTA2 consecutive transmission enable	UARTA2	0360H	00000360H	nextPC	UA2TIC
		47	INTAD	A/D conversion completion	A/D	0370H	00000370H	nextPC	ADIC

Table 19-1. Interrupt Source List (2/3)

						/			www.Dat	aSheet4U.com
Туре	Classification	Default	Name	Trigger	Generating	Exception	Handler	Restored	Interrupt	
		Priority			Unit	Code	Address	PC	Control	
									Register	
Maskable	Interrupt	48	INTDMA0	DMA0 transfer completion	DMA	0380H	00000380H	nextPC	DMAIC0	
		49	INTDMA1	DMA1 transfer completion	DMA	0390H	00000390H	nextPC	DMAIC1	
		50	INTDMA2	DMA2 transfer completion	DMA	03A0H	000003A0H	nextPC	DMAIC2	
		51	INTDMA3	DMA3 transfer completion	DMA	03B0H	000003B0H	nextPC	DMAIC3	
		52	INTKR	Key return interrupt	KR	03C0H	000003C0H	nextPC	KRIC	
		53	ΙΝΤΨΤΙ	Watch timer interval	wт	03D0H	000003D0H	nextPC	WTIIC	
		54	INTWT	Watch timer reference time	WТ	03E0H	000003E0H	nextPC	WTIC	

Table 19-1. Interrupt Source List (3/3)

Remarks 1. Default Priority: The priority order when two or more maskable interrupt requests occur at the same time. The highest priority is 0.

The priority order of non-maskable interrupt is INTWDT2 > NMI.

- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt servicing is started. Note, however, that the restored PC when a non-maskable or maskable interrupt is acknowledged while one of the following instructions is being executed does not become the nextPC (if an interrupt is acknowledged during interrupt execution, execution stops, and then resumes after the interrupt servicing has finished).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Division instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only if an interrupt is generated before the stack pointer is updated)

nextPC: The PC value that starts the processing following interrupt/exception processing.

 The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).

19.2 Non-Maskable Interrupts

www.DataSheet4U.com

A non-maskable interrupt request signal is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupt request signals.

This product has the following two non-maskable interrupt request signals.

- NMI pin input (NMI)
- Non-maskable interrupt request signal generated by overflow of watchdog timer (INTWDT2)

The valid edge of the NMI pin can be selected from four types: "rising edge", "falling edge", "both edges", and "no edge detection".

The non-maskable interrupt request signal generated by overflow of watchdog timer 2 (INTWDT2) functions when the WDTM2.WDM21 and WDTM2.WDM20 bits are set to "01".

If two or more non-maskable interrupt request signals occur at the same time, the interrupt with the higher priority is serviced, as follows (the interrupt request signal with the lower priority is ignored).

INTWDT2 > NMI

If a new NMI or INTWDT2 request signal is issued while an NMI is being serviced, it is serviced as follows.

(1) If new NMI request signal is issued while NMI is being serviced

The new NMI request signal is held pending, regardless of the value of the PSW.NP bit. The pending NMI request signal is acknowledged after the NMI currently under execution has been serviced (after the RETI instruction has been executed).


(2) If INTWDT2 request signal is issued while NMI is being serviced


The INTWDT2 request signal is held pending if the NP bit remains set (1) while the NMI is being serviced. The pending INTWDT2 request signal is acknowledged after the NMI currently under execution has been serviced (after the RETI instruction has been executed).

If the NP bit is cleared (0) while the NMI is being serviced, the newly generated INTWDT2 request signal is executed (the NMI servicing is stopped).

Caution For the non-maskable interrupt servicing executed by the non-maskable interrupt request signal (INTWDT2), see 19.2.2 (2) From INTWDT2 signal.

Figure 19-1. Non-Maskable Interrupt Request Signal Acknowledgment Operation (1/2)







www.DataSheet4U.com

19.2.1 Operation

If a non-maskable interrupt request signal is generated, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes exception code (0010H, 0020H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Sets the handler address (00000010H, 0000020H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown below.




Figure 19-2. Servicing Configuration of Non-Maskable Interrupt

19.2.2 Restore

(1) From NMI pin input

Execution is restored from the NMI servicing by the RETI instruction. When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit is 0 and the PSW.NP bit is 1.
- <2> Transfers control back to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.






Figure 19-3. RETI Instruction Processing

(2) From INTWDT2 signal

Restoring from non-maskable interrupt servicing executed by the non-maskable interrupt request (INTWDT2)^{4U.com} by using the RETI instruction is disabled. Execute the following software reset processing.





19.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is under execution.

This flag is set when a non-maskable interrupt request signal has been acknowledged, and masks non-maskable interrupt requests to prohibit multiple interrupts from being acknowledged.

After rese	t: 000000201	Н									
3	1		8	7	6	5	4	3	2	1	0
PSW		0		NP	ΕP	ID	SAT	CY	OV	S	Z
	NP	NMI inte	errupt ser	vicing	statu	s					
	0	No NMI interrupt servicing									
	1	NMI interrupt currently being serviced									

19.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/JG2 has 55 maskable interrupt sources.

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request signal has been acknowledged, the acknowledgment of other maskable interrupt request signals is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt service routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request signal in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

To enable multiple interrupts, however, save EIPC and EIPSW to memory or general-purpose registers before executing the EI instruction, and execute the DI instruction before the RETI instruction to restore the original values of EIPC and EIPSW.


19.3.1 Operation

If a maskable interrupt occurs, the CPU performs the following processing, and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW. ID bit to 1 and clears the PSW. EP bit to 0.
- <5> Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal generated while another interrupt is being serviced (while the PSW.NP bit = 1 or the PSW.ID bit = 1) are held pending inside INTC. In this case, servicing a new maskable interrupt is started in accordance with the priority of the pending maskable interrupt request signal if either the maskable interrupt is unmasked or the NP and ID bits are cleared to 0 by using the RETI or LDSR instruction.

How maskable interrupts are serviced is illustrated below.





www.DataSheet4U.com

19.3.2 Restore

Recovery from maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 0 and the PSW.NP bit is 0.
- <2> Transfers control back to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.




Figure 19-6. RETI Instruction Processing

19.3.3 Priorities of maskable interrupts


The INTC performs multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupt request signals are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, see **Table 19-1 Interrupt Source List**. The programmable priority control customizes interrupt request signals into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.


Remark xx: Identification name of each peripheral unit (see Table 19-2 Interrupt Control Register (xxICn))

n: Peripheral unit number (see Table 19-2 Interrupt Control Register (xxICn)).





www.DataSheet4U.com







Figure 19-8. Example of Servicing Interrupt Request Signals Simultaneously Generated

www.DataSheet4U.com



19.3.4 Interrupt control register (xxICn)

The xxICn register is assigned to each interrupt request signal (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 47H.

Caution Disable interrupts (DI) or mask the interrupt to read the xxICn.xxIFn bit. If the xxIFn bit is read while interrupts are enabled (EI) or while the interrupt is unmasked, the correct value may not be read when acknowledging an interrupt and reading the bit conflict.

	<7>	<6>	5	4	3	2	1	0
xxICn	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0
	xxIFn			Interru	pt request	t flag ^{Note}		
	0	Interrupt r	equest not	issued				
	1	Interrupt r	equest issu	led				
	xxMKn			Inte	rrupt mas	k flag		
	0		ervicing er					
	1	Interrupt s	ervicing di	sabled (per	nding)			
	xxPRn2	xxPRn1	xxPRn0		Interrupt	priority spec	ification bit	
	0	0	0	Specifies	level 0 (hi	ghest).		
	0	0	1	Specifies	level 1.	- /		
	0	1	0	Specifies	level 2.			
	0	1	1	Specifies	level 3.			
	1	0	0	Specifies	level 4.			
	1	0	1	Specifies	level 5.			
	1	1	0	Specifies	level 6.			
	1	1	1	Specifies	level 7 (lo	west)		

The addresses and bits of the interrupt control registers are as follows.

Table 19-2. Interrupt Control Register (xxICn) (1/2)

		lac	ole 19-2. Int	errupt Con	trol Registe	er (xxiCn) (1/2)		www.Do
Address	Register				E	Bit			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	LVIIC	LVIIF	LVIMK	0	0	0	LVIPR2	LVIPR1	LVIPR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	PIC7	PIF7	PMK7	0	0	0	PPR72	PPR71	PPR70
FFFFF122H	TQ0OVIC	TQ00VIF	TQ0OVMK	0	0	0	TQ0OVPR2	TQ0OVPR1	TQ0OVPR0
FFFFF124H	TQ0CCIC0	TQ0CCIF0	TQ0CCMK0	0	0	0	TQ0CCPR02	TQ0CCPR01	TQ0CCPR00
FFFFF126H	TQ0CCIC1	TQ0CCIF1	TQ0CCMK1	0	0	0	TQ0CCPR12	TQ0CCPR11	TQ0CCPR10
FFFFF128H	TQ0CCIC2	TQ0CCIF2	TQ0CCMK2	0	0	0	TQ0CCPR22	TQ0CCPR21	TQ0CCPR20
FFFFF12AH	TQ0CCIC3	TQ0CCIF3	TQ0CCMK3	0	0	0	TQ0CCPR32	TQ0CCPR31	TQ0CCPR30
FFFFF12CH	TP0OVIC	TP00VIF	TP00VMK	0	0	0	TP0OVPR2	TP0OVPR1	TP0OVPR0
FFFFF12EH	TP0CCIC0	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
FFFFF130H	TP0CCIC1	TP0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10
FFFFF132H	TP10VIC	TP10VIF	TP10VMK	0	0	0	TP10VPR2	TP1OVPR1	TP1OVPR0
FFFFF134H	TP1CCIC0	TP1CCIF0	TP1CCMK0	0	0	0	TP1CCPR02	TP1CCPR01	TP1CCPR00
FFFFF136H	TP1CCIC1	TP1CCIF1	TP1CCMK1	0	0	0	TP1CCPR12	TP1CCPR11	TP1CCPR10
FFFFF138H	TP2OVIC	TP2OVIF	TP2OVMK	0	0	0	TP2OVPR2	TP2OVPR1	TP2OVPR0
FFFFF13AH	TP2CCIC0	TP2CCIF0	TP2CCMK0	0	0	0	TP2CCPR02	TP2CCPR01	TP2CCPR00
FFFFF13CH	TP2CCIC1	TP2CCIF1	TP2CCMK1	0	0	0	TP2CCPR12	TP2CCPR11	TP2CCPR10
FFFFF13EH	TP3OVIC	TP3OVIF	TP3OVMK	0	0	0	TP3OVPR2	TP3OVPR1	TP3OVPR0
FFFFF140H	TP3CCIC0	TP3CCIF0	TP3CCMK0	0	0	0	TP3CCPR02	TP3CCPR01	TP3CCPR00
FFFFF142H	TP3CCIC1	TP3CCIF1	TP3CCMK1	0	0	0	TP3CCPR12	TP3CCPR11	TP3CCPR10
FFFFF144H	TP4OVIC	TP4OVIF	TP4OVMK	0	0	0	TP4OVPR2	TP4OVPR1	TP4OVPR0
FFFFF146H	TP4CCIC0	TP4CCIF0	TP4CCMK0	0	0	0	TP4CCPR02	TP4CCPR01	TP4CCPR00
FFFFF148H	TP4CCIC1	TP4CCIF1	TP4CCMK1	0	0	0	TP4CCPR12	TP4CCPR11	TP4CCPR10
FFFFF14AH	TP5OVIC	TP5OVIF	TP5OVMK	0	0	0	TP5OVPR2	TP5OVPR1	TP5OVPR0
FFFFF14CH	TP5CCIC0	TP5CCIF0	TP5CCMK0	0	0	0	TP5CCPR02	TP5CCPR01	TP5CCPR00
FFFFF14EH	TP5CCIC1	TP5CCIF1	TP5CCMK1	0	0	0	TP5CCPR12	TP5CCPR11	TP5CCPR10
FFFFF150H	TM0EQIC0	TM0EQIF0	TM0EQMK0	0	0	0	TM0EQPR02	TM0EQPR01	TM0EQPR00
FFFFF152H	CB0RIC/	CB0RIF/	CB0RMK/	0	0	0	CB0RPR2/	CB0RPR1/	CB0RPR0/
	IICIC1	IICIF1	IICMK1	0	0		IICPR12	IICPR11	IICPR10
FFFFF154H	CB0TIC	CB0TIF	CB0TMK	0	0	0	CB0TPR2	CB0TPR1	CB0TPR0
FFFFF156H	CB1RIC	CB1RIF CB1TIF	CB1RMK	0	0	0	CB1RPR2	CB1RPR1	CB1RPR0
FFFFF158H	CB1TIC		CB1TMK	0	0	0	CB1TPR2	CB1TPR1	CB1TPR0 CB2RPR0
	CB2RIC	CB2RIF	CB2RMK	0	0	0	CB2RPR2	CB2RPR1	
FFFFF15CH	CB2TIC	CB2TIF	CB2TMK	0	0	0	CB2TPR2	CB2TPR1	CB2TPR0
FFFFF15EH	CB3RIC	CB3RIF	CB3RMK	0	0	0	CB3RPR2	CB3RPR1	CB3RPR0
FFFFF160H	CB3TIC	CB3TIF	CB3TMK	0	0	0	CB3TPR2	CB3TPR1	CB3TPR0

Address	Register				E	Bit			
		<7>	<6>	5	4	3	2	1	0
FFFFF162H	UA0RIC/ CB4RIC	UA0RIF/ CB4RIF	UA0RMK/ CB4RMK	0	0	0	UA0RPR2/ CB4RPR2	UA0RPR1/ CB4RPR1	UA0RPR0/ CB4RPR0
FFFFF164H	UA0TIC/ CB4TIC	UA0TIF/ CB4TIF	UA0TMK/ CB4TMK	0	0	0	UA0TPR2/ CB4TPR2	UA0TPR1/ CB4TPR1	UA0TPR0/ CB4TPR0
FFFFF166H	UA1RIC/ IICIC2	UA1RIF/ IICIF2	UA1RMK/ IICMK2	0	0	0	UA1RPR2/ IICPR22	UA1RPR1/ IICPR21	UA1RPR0/ IICPR20
FFFFF168H	UA1TIC	UA1TIF	UA1TMK	0	0	0	UA1TPR2	UA1TPR1	UA1TPR0
FFFFF16AH	UA2RIC/ IICIC0	UA2RIF/ IICIF0	UA2RMK/ IICMK0	0	0	0	UA2RPR2/ IICPR02	UA2RPR1/ IICPR01	UA2RPR0/ IICPR00
FFFFF16CH	UA2TIC	UA2TIF	UA2TMK	0	0	0	UA2TPR2	UA2TPR1	UA2TPR0
FFFFF16EH	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF170H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF172H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF174H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF176H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF178H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF17AH	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF17CH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0

 Table 19-2. Interrupt Control Register (xxICn) (2/2)

19.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

The IMR0 to IMR3 registers set the interrupt mask state for the maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers is equivalent to the xxICn.xxMKn bit.

The IMRm register can be read or written in 16-bit units (m = 0 to 3).

If the higher 8 bits of the IMRm register are used as an IMRmH register and the lower 8 bits as an IMRmL register, these registers can be read or written in 8-bit or 1-bit units (m = 0 to 3).

Reset input sets these registers to FFFFH.

Caution The device file defines the xxICn.xxMKn bit as a reserved word. If a bit is manipulated using the name of xxMKn, the contents of the xxICn register, instead of the IMRm register, are rewritten (as a result, the contents of the IMRm register are also rewritten).

v.DataSheet4U.com

									www.Data
After re	set: FFFF	H R/W	Addres		FFFFF106F FFFFF106		FFFFF10	7H	
	15	14	13	12	11	10	9	8	
IMR3 (IMR3H ^{Note})	1	1	1	1	1	1	1	1	
	7	6	5	4	3	2	1	0	
IMR3L	1	WTMK	WTIMK	KRMK	DMAMK3	DMAMK2	DMAMK1	DMAMK0	
After re	set: FFFF	H R/W	Addres		FFFFF104 FFFFF10		FFFFF10	5H	
	15	14	13	12	11	10	9	8	
IMR2 (IMR2H ^{Note})	ADMK	UA2TMK	UA2RMK/ IICMK0	UA1TMK	UA1RMK/ IIC2MK	UA0TMK/ CB4TMK	UA0RMK/ CB4RMK	СВЗТМК	
-	7	6	5	4	3	2	1	0	
IMR2L	CB3RMK	CB2TMK	CB2RMK	CB1TMK	CB1RMK	СВ0ТМК	CB0RMK/ IICMK1	TM0EQMK0	
After re	set: FFFF	H R/W	Addres		FFFFF102 FFFFF102		FFFFF10	3H	
	15	14	13	12	11	10	9	8	
IMR1 (IMR1H ^{Note})	TP5CCMK1	TP5CCMK0	TP5OVMK	TP4CCMK1	TP4CCMK0	TP4OVMK	TP3CCMK1	TP3CCMK0	
,	7	6	5	4	3	2	1	0	
IMR1L	TP3OVMK	TP2CCMK1	TP2CCMK0	TP2OVMK	TP1CCMK1	TP1CCMK0	TP10VMK	TP0CCMK1	
After re	set: FFFF 15	H R/W 14	Addres		FFFFF100 FFFFF10 11		FFFFF10 9	1H 8	
IMR0 (IMR0H ^{Note})	TP0CCMK0	TP0OVMK	TQ0CCMK3	TQ0CCMK2	TQ0CCMK1	TQOCCMKO	TQ0OVMK	PMK7	
	7	6	5	4	3	2	1	0	
IMROL	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	
[xxMKn		Sett	ing of inter	rupt mask f	lag			
	0	Interrupt	servicing e	nabled					
	1	Interrupt	servicing d	isabled					
ote To read bits 8 to 1 IMR0H to IMR3H re aution Set bits 7 to 15	egisters.		-				-		
is not guarante	eed.								
emark xx: Identificatio (xxICn)). n: Peripheral							-	Control I	Register

19.3.6 In-service priority register (ISPR)

The ISPR register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request signal having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

Reset input clears this register to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI).

After res	et: 00H	R Ad	dress: FFF	FF1FAH				
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
ISPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0
	ISPRn		Priori	ty of interru	upt currentl	y acknowle	edged	
	0	Interrupt r	equest sigr	nal with pric	ority n not a	cknowledg	ed	
	1	Interrupt r	equest sigr	nal with pric	ority n ackn	owledged		
Remark n = 0 to 7 (priority le	vel)						

19.3.7 ID flag

This flag controls the maskable interrupt's operating state, and stores control information regarding enabling of disable of a store control information regarding enabling e

Reset input sets this flag to 0000020H.

	31		8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	OV	S	Z
	[
	ID	Specification of m	askable i	interru	upt se	rvicir	າg ^{Note}				
	0	Maskable interrupt request signal ackr	nowledgn	nent e	enable	ed					
	1	Maskable interrupt request signal ackr	nowledgn	nent o	disable	ed (p	endin	g)			
This the F Non- a ma The	bit is set to 1 RETI instructio maskable internaskable internaskable internationalistic i	ag (ID) function by the DI instruction and cleared to 0 on or LDSR instruction when reference errupt request signals and exceptions pt request signal is acknowledged, the uest signal generated during the a cen the xxICn.xxIFn bit is set to 1, and	s are ac ne ID fla cknowle	PSW know ag is a edgm	/. vledg auton ient c	ed re natic disab	egarc cally s bled p	lless set to perio	of th	nis fla v har	ag. N dware

19.3.8 Watchdog timer mode register 2 (WDTM2)

This register can be read or written in 8-bit units (for details, see CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2).

Reset input sets this register to 67H.

7 6 5 4 3 2 1 0 WDTM2 0 WDM20 0	After reset:	67H	R/W	Address: F	FFFF6D0H	l			
WDM21 WDM20 Selection of watchdog timer operation mode 0 0 Stops operation 0 1 Non-maskable interrupt request mode		7	6	5	4	3	2	1	0
0 0 Stops operation 0 1 Non-maskable interrupt request mode	WDTM2	0	WDM21	WDM20	0	0	0	0	0
0 0 Stops operation 0 1 Non-maskable interrupt request mode									
0 1 Non-maskable interrupt request mode	W	DM21	WDM20	Ş	Selection of	watchdog	timer oper	ation mode	
		0	0	Stops ope	ration				
1 × Beset mode (initial-value)		0	1	Non-mask	able interru	pt request	mode		
		1	×	Reset mod	de (initial-va	alue)			

19.4 Software Exception

www.DataSheet4U.com

A software exception is generated when the CPU executes the TRAP instruction, and can always be acknowledged.

19.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

The processing of a software exception is shown below.




Figure 19-9. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 00H to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

19.4.2 Restore

Restoration from software exception processing is carried out by the RETI instruction.

www.DataSheet4U.com

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.




Figure 19-10. RETI Instruction Processing

19.4.3 EP flag

The EP flag is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.


	31		8	7	6	5	4	3	2	1	0
PSW		0		١P	EP	ID	SAT	CY	ov	S	Z
	EP	Exception pro	cess	ing	status	6					
	0	Exception processing not in progress.									
	- 1	Exception processing in progress.									

19.5 Exception Trap

An exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/JG2, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

19.5.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.



Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended that it not be used.

(1) Operation


If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

The processing of the exception trap is shown below.



www.DataSheet4U.com



(2) Restoration

Restoration from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.


<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the address indicated by the restored PC and PSW.

Caution DBPC and DBPSW can be accessed only during the interval between the execution of an illegal opcode and DBRET instruction execution.

Processing for restoring from an exception trap is shown below.





19.5.2 Debug trap

A debug trap is an exception that is generated when the DBTRAP instruction is executed and is always acknowledged.

(1) Operation

Upon occurrence of a debug trap, the CPU performs the following processing.

- <1> Saves restored PC to DBPC.
- <2> Saves current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets handler address (0000060H) for debug trap to PC and transfers control.

The debug trap processing format is shown below.




Figure 19-13. Debug Trap Processing Format

(2) Restoration


Restoration from a debug trap is executed with the DBRET instruction. Www.DataSheet4U.com With the DBRET instruction, the CPU performs the following steps and transfers control to the address of the restored PC.

- <1> The restored PC and PSW are read from DBPC and DBPSW.
- <2> Control is transferred to the fetched address of the restored PC and PSW.

Caution DBPC and DBPSW can be accessed only during the interval between the execution of the DBTRAP instruction and DBRET instruction execution.

The processing format for restoration from a debug trap is shown below.

Figure 19-14. Processing Format of Restoration from Debug Trap



19.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7)

www.DataSheet4U.com

19.6.1 Noise elimination

(1) Eliminating noise on NMI pin

The NMI pin has an internal noise elimination circuit that uses analog delay. Therefore, the input level of the NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore, an edge is detected after specific time.

The NMI pin can be used to release the STOP mode. In the STOP mode, noise is not eliminated by using the system clock because the internal system clock is stopped.

(2) Eliminating noise on INTP0 to INTP7 pins

The INTP0 to INTP7 pins have an internal noise elimination circuit that uses analog delay. Therefore, the input level of the NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore, an edge is detected after specific time.

19.6.2 Edge detection

The valid edge of each of the NMI and INTP0 to INTP7 pins can be selected from the following four.

- Rising edge
- Falling edge
- Both rising and falling edges
- No edge detected

The edge of the NMI pin is not detected after reset. Therefore, the interrupt request signal is not acknowledged unless a valid edge is enabled by using the INTF0 and INTR0 register (the NMI pin functions as a normal port pin).

(1) External interrupt falling, rising edge specification register 0 (INTF0, INTR0)

The INTFO and INTRO registers are 8-bit registers that specify detection of the falling and rising edges of the NMI pin via bit 2 and the external interrupt pins (INTPO to INTP3) via bits 3 to 6. These registers can be read or written in 8-bit or 1-bit units. Reset input clears these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF0n and INTR0n bits to 00, and then set the port mode.




Table 19-3. Valid Edge Specification

INTF0n	INTR0n	Valid Edge Specification $(n = 2 \text{ to } 6)$
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to clear the INTF0n and INTR0n bits to 00 when these registers are not used as the NMI or INTP0 to INTP3 pins.

Remark n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt falling, rising edge specification register 3 (INTF3, INTR3)

The INTF3 and INTR3 registers are 8-bit registers that specify detection of the falling and rising edges of the external interrupt pin (INTP7).

These registers can be read or written in 8-bit or 1-bit units.

Reset input clears these registers to 00H.

- Cautions 1. When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF31 and INTR31 bits to 00, and then set the port mode.
 - 2. The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the RXDA0 pin, disable edge detection for the INTP7 alternate-function pin (clear the INTF3.INTF31 bit and the INRT3.INTR31 bit to 0). When using the pin as the INTP7 pin, stop UARTA0 reception (clear the UA0CTL0.UA0RXE bit to 0).




Table 19-4. Valid Edge Specification

INTF31	INTR31	Valid Edge Specification
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to clear the INTF31 and INTR31 bits to 00 when these registers are not used as INTP7 pin.

(3) External interrupt falling, rising edge specification register 9H (INTF9H, INTR9H)

The INTF9H and INTR9H registers are 8-bit registers that specify detection of the falling and rising edges of the external interrupt pins (INTP4 to INTP6).

These registers can be read or written in 8-bit or 1-bit units.

Reset input clears these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF9n and INTR9n bits to 0, and then set the port mode.




Table 19-5. Valid Edge Specification

INTF9n	INTR9n	Valid Edge Specification (n = 13 to 15)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to clear the INTF9n and INTR9n bits to 00 when these registers are not used as INTP4 to INTP6 pins.

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

(4) Noise elimination control register (NFC)

Digital noise elimination can be selected for the INTP3 pin. The noise elimination settings are performed using the NFC register.

When digital noise elimination is selected, the sampling clock for digital sampling can be selected from among fxx/64, fxx/128, fxx/256, fxx/512, fxx/1,024, and fxt. Sampling is performed 3 times.

Even when digital noise elimination is selected, using fxT as the sampling clock makes it possible to use the INTP3 interrupt request signal to release the IDLE1, IDLE2, and STOP modes.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

- Caution After the sampling clock has been changed, it takes 3 sampling clocks to initialize the digital noise eliminator. Therefore, if an INTP3 valid edge is input within these 3 sampling clocks after the sampling clock has been changed, an interrupt request signal may be generated. Therefore, be careful about the following points when using the interrupt and DMA functions.
 - When using the interrupt function, after the 3 sampling clocks have elapsed, enable interrupts after the interrupt request flag (PIC3.PIF3 bit) has been cleared.
 - When using the DMA function (started by INTP3), enable DMA after 3 sampling clocks have elapsed.

	7	6	5	4	3	2	1	0
NFC	NFEN	0	0	0	0	NFC2	NFC1	NFC0
	NFEN		Se	ttings of INT	P3 pin no	oise elimina	tion	
	0	Analog no	oise elimina	ation (60 ns	(TYP.))			
	1	Digital no	ise elimina	tion				
		1	1	1				
	NFC2	NFC1	NFC0		Digita	al sampling	clock	
	0	0	0	fxx/64				
	0	0	1	fxx/128				
	0	1	0	fxx/256				
	0	1	1	fxx/512				
	1	0	0	fxx/1,024				
	1	0	1	fxT (subclo	ck)			
	Otl	her than ab	ove	Setting pro	hibited			
				510				

19.7 Interrupt Acknowledge Time of CPU

www.DataSheet4U.com

Except the following cases, the interrupt acknowledge time of the CPU is 4 clocks minimum. To input interrupt request signals successively, input the next interrupt request signal at least 5 clocks after the preceding interrupt.

- In IDLE1/IDLE2/STOP mode
- When the external bus is accessed
- When interrupt request non-sampling instructions are successively executed (see 19.8 Periods in Which Interrupts Are Not Acknowledged by CPU.)
- When the interrupt control register is accessed

Figure 19-15. Pipeline Operation at Interrupt Request Signal Acknowledgment (Outline)

(1) Minimur	n interrupt respon	se time					
			4 system clocks				
		Internal cl					
		Interrupt requ	iest				
Instructio		Instructio Instructio knowledgment operati nterrupt servicing routi	in 2 IFX IDX ion INT1 INT2 INT3 INT4				
	(
(2) Maximu	m interrupt respor	nse time	6 system clocks				
		Internal clock					
		Interrupt reques	t				
	Interrupt ackno	Instruction 1 Instruction 2 pwledgment operation	2 IFX IDX				
Instruction (first instruction of inte	rrupt servicing routine) IF ID EX				
IF	X: Invalid	pt acknowledgment instruction fetch instruction decode	processing				
Interrupt a	cknowledge time (inte	ernal system clock)	Condition				
	Internal interrupt	External interrupt					
Minimum	4	4 + Analog delay time	The following cases are exceptions. In IDLE1/IDLE2/STOP mode 				
Maximum	6	6 + Analog delay time	 In IDLE INDLE/ISTOP mode External bus access Two or more interrupt request non-sample instructions are executed in succession Access to peripheral I/O register 				

19.8 Periods in Which Interrupts Are Not Acknowledged by CPU

An interrupt is acknowledged by the CPU while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction (interrupt is held pending). The interrupt request non-sample instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The store instruction for the PRCMD register
- The store, SET1, NOT1, or CLR1 instructions for the following registers.
 - Interrupt-related registers:

Interrupt control register (xxICn), interrupt mask registers 0 to 3 (IMR0 to IMR3)

- Power save control register (PSC)
- On-chip debug mode register (OCDM)

Remark xx: Identification name of each peripheral unit (see Table 19-2 Interrupt Control Register (xxICn))

n: Peripheral unit number (see Table 19-2 Interrupt Control Register (xxICn)).

19.9 Cautions

The NMI pin and P02 pin are an alternate-function pin, and function as a normal port pin after being reset. To enable the NMI pin, validate the NMI pin with the PMC0 register. The initial setting of the NMI pin is "No edge detected". Select the NMI pin valid edge using the INTF0 and INTR0 registers.

CHAPTER 20 KEY INTERRUPT FUNCTION


20.1 Function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

Table 20-1. Assignment of Key Return Detection Pins


Figure 20-1.	Key	Return	Block	Diagram
--------------	-----	--------	-------	---------



20.2 Register

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.



20.3 Cautions

- (1) If a low level is input to any of the KR0 to KR7 pins, the INTKR signal is not generated even if the falling edge of another pin is input.
- (2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin. To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear PFCE91 bit to 0).
- (3) If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupts (DI) or masking, then clear the interrupt request flag (KRIC.KRIF bit) to 0, and enable interrupts (EI) or clear the mask.
- (4) To use the key interrupt function, be sure to set the port pin to the key return pin and then enable the operation with the KRM register. To switch from the key return pin to the port pin, disable the operation with the KRM register and then set the port pin.

CHAPTER 21 STANDBY FUNCTION

21.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application. The available standby modes are listed in Table 21-1.


Mode	Functional Outline
HALT mode	Mode in which only the operating clock of the CPU is stopped
IDLE1 mode	Mode in which all the operations of the internal circuits except the oscillator, PLL ^{Note} , and flash memory are stopped
IDLE2 mode	Mode in which all the operations of the internal circuits except the oscillator are stopped
STOP mode	Mode in which all the operations of the internal circuits except the subclock oscillator are stopped
Subclock operation mode	Mode in which the subclock is used as the internal system clock
Sub-IDLE mode	Mode in which all the operations of the internal circuits except the oscillator are stopped, in the subclock operation mode

Table 21-1. Standby Modes

Note The PLL holds the previous operating status.



www.DataSheet4U.com



21.2 Registers

(1) Power save control register (PSC)

The PSC register is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the STOP mode. This register is a special register that can be written only by the special sequence combinations (see **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H	R/W	Address:	FFFFF1FE	ΕH					
7	<6>	<5>	<4>	3	2	<1>	0		
PSC 0	NMI1M	NMIOM	INTM	0	0	STP	0		
NMI1M	Stand	Standby mode release control upon occurrence of INTWDT2 signal							
0	Standby r	andby mode release by INTWDT2 signal enabled							
1	Standby r	ndby mode release by INTWDT2 signal disabled							
	1								
NMIOM	NMI0M Standby mode release control by NMI pin input								
0		tandby mode release by NMI pin input enabled							
1	Standby r	node releas	se by NMI	oin input di	sabled				
INTM		,				upt request	0		
0	-		-			t signal ena			
1	Standby r	node releas	se by mask	able interri	upt reques	t signal disa	abled		
STP			Stand	by mode ^{№1}	e setting				
0	Normal m	ode							
1	Standby r	node							
2. Se	fore settii d PSMR.P	ng the IDI SM0 bits	_E1, IDLE and ther	2, STOP, set the S	or sub-l STP bit.		e, set the		

(2) Power save mode register (PSMR)

The PSMR register is an 8-bit register that controls the operation status in the power save mode and the clock operation.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

	After res	et: 00H	R/W	Address:	FFFFF820	н				
		7	6	5	4	3	2	<1>	<0>	
	PSMR	0	0	0	0	0	0	PSM1	PSM0	
		PSM1	PSM0	Speci	fication of c	peration ir	n software	standby mo	ode	
		0	0	IDLE1, sub	o-IDLE mod	les				
		0	1	STOP mod	de					
		1	0	IDLE2, sub	o-IDLE mod	les				
		1	1	STOP mod	de					
Remark		memory After the to secur	and PLL IDLE1 n e the osc) are stopp node is rele illation stat	ed. eased, the pilization ti	normal o me, like t	operation he HALT	mode is r mode.	ome other restored wit	
	IDLE2: In this mode, all operations except the oscillator operation are stopped. After the IDLE2 mode is released, the normal operation mode is restored foll lapse of the setup time specified by the OSTS register (flash memory and PLL).						following			
		lapse of								•
	STOP:	In this m After the	the setur ode, all c e STOP	o time spec	ified by th except the leased, th	e OSTS i subclock ne norma	register (f c oscillato Il operatio	lash memo r operation on mode i	ory and PL n are stopp s restored	L). ved.

(3) Oscillation stabilization time select register (OSTS)


The wait time until the oscillation stabilizes after the STOP mode is released or the wait time until the on-chip flash memory stabilizes after the IDLE2 mode is released is controlled by the OSTS register. The OSTS register can be read or written 8-bit units.

Reset input sets this register to 06H.

After res	set: 06H	R/W	Address: F	FFFF6C0H	ł				
	7	6	5	4	3		2	1	0
OSTS	0	0	0	0	0	0	STS2	OSTS1	OSTS0
	OSTS2	OSTS1	OSTS0	Selection of	of oscillatio	on sta	abilizati	on time/se	tup time ^{Note}
								fx	
							4 M	Hz	5 MHz
	0	0	0	2 ¹⁰ /fx			0.256	Sms ().205 ms
	0	0	1	2 ¹¹ /fx			0.512	2 ms C).410 ms
	0	1	0	2 ¹² /fx			1.024	lms ().819 ms
	0	1	1	2 ¹³ /fx			2.048	3 ms 1	.638 ms
	1	0	0	2 ¹⁴ /fx			4.096	Sms 3	3.277 ms
	1	0	1	2 ¹⁵ /fx			8.192	2 ms 6	6.554 ms
	1	1	0	2 ¹⁶ /fx			16.38	3 ms 1	3.107 ms
	1	1	1	Setting p	rohibited				

Note The oscillation stabilization time and setup time are required when the STOP mode and IDLE2 mode are released, respectively.

Cautions 1. The wait time following release of the STOP mode does not include the time until the clock oscillation starts ("a" in the figure below) following release of the STOP mode, regardless of whether the STOP mode is released by reset input or the occurrence of an interrupt request signal.



- 2. Be sure to clear bits 3 to 7 to 0.
- 3. The oscillation stabilization time following reset release is $2^{16}/fx$ (because the initial value of the OSTS register = 06H).

Remark fx = Main clock oscillation frequency

21.3 HALT Mode

21.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating. Table 21-3 shows the operating status in the HALT mode.

The average current consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed while an unmasked interrupt request signal is being held pending, the status shifts to HALT mode, but the HALT mode is then released immediately by the pending interrupt request.

21.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from a peripheral function operable in the HALT mode, or reset signal (reset by RESET pin input, WDT2RES signal, low-voltage detector (LVI), or clock monitor (CLM)).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the HALT mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.

Table 21-2. Operation After Releasing HALT Mode by Interrupt Request Signal

(2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

www.DataSheet4U.com

	Setting of HALT Mode	Operating Status				
Item		When Subclock Is Not Used	When Subclock Is Used			
Main clock oscilla	tor	Oscillation enabled				
Subclock oscillato	pr	_	Oscillation enabled			
Internal oscillator		Oscillation enabled				
PLL		Operable				
CPU		Stops operation				
DMA		Operable				
Interrupt controlle	r	Operable				
Timer P (TMP0 to	TMP5)	Operable				
Timer Q (TMQ0)		Operable				
Timer M (TMM0)		Operable when a clock other than f _{XT} is selected as the count clock	Operable			
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable			
Watchdog timer 2		Operable when a clock other than fxT is selected as the count clock	Operable			
Serial interface	CSIB0 to CSIB4	Operable				
	l ² C00 to l ² C02	Operable				
	UARTA0 to UARTA2	Operable				
A/D converter		Operable				
D/A converter		Operable				
Real-time output	iunction (RTO)	Operable				
Key interrupt func	tion (KR)	Operable				
External bus inter	face	See 2.2 Pin States.				
Port function		Retains status before HALT mode was set				
Internal data		The CPU registers, statuses, data, and all the internal RAM are retained as they wer	other internal data such as the contents of the before the HALT mode was set.			

Table 21-3. Operating Status in HALT Mode

21.4 IDLE1 Mode

21.4.1 Setting and operation status

The IDLE1 mode is set by clearing the PSMR.PSM1 and PSMR.PSM0 bits to 00 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE1 mode, the clock oscillator, PLL, and flash memory continue operating but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE1 mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-5 shows the operating status in the IDLE1 mode.

The IDLE1 mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE1 mode has been released, in the same manner as when the HALT mode is released.

Cautions 1, Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE1 mode.

2. If the IDLE1 mode is set while an unmasked interrupt request signal is being held pending, the IDLE1 mode is released immediately by the pending interrupt request.

21.4.2 Releasing IDLE1 mode

The IDLE1 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from a peripheral function operable in the IDLE1 mode, or reset signal (reset by RESET pin input, WDT2RES signal, low-voltage detector (LVI), or clock monitor (CLM)).

After the IDLE1 mode has been released, the normal operation mode is restored.

(1) Releasing IDLE1 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE1 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE1 mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the IDLE1 mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE1 mode is released and that interrupt request signal is acknowledged.
- Caution An interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and IDLE1 mode is not released.

Table 21-4. Operation After Releasing IDLE1 mode by interrupt Request Signal							
Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status					
Non-maskable interrupt request signal	Execution branches to the handler address.						
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.					

Table 21-4. Operation After Releasing IDLE1 Mode by Interrupt Request Signal

(2) Releasing IDLE1 mode by reset

The same operation as the normal reset operation is performed.

Table 21-5.	Operating	Status in	IDLE1	Mode
-------------	-----------	-----------	-------	------

Setting of IDLE1 Mode		Operating Status		
Item		When Subclock Is Not Used	When Subclock Is Used	
Main clock oscillator		Oscillation enabled		
Subclock oscillator		_	Oscillation enabled	
Internal oscillator		Oscillation enabled		
PLL		Operable		
CPU		Stops operation		
DMA		Stops operation		
Interrupt controller		Stops operation (but standby mode release enabled)		
Timer P (TMP0 to TMP5)		Stops operation		
Timer Q (TMQ0)		Stops operation		
Timer M (TMM0)		Operable when fr/8 is selected as the count clock	Operable when fn/8 or fxT is selected as the count clock	
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable	
Watchdog timer 2		Operable when fn is selected as the count clock	Operable when f_{R} or f_{XT} is selected as the count clock	
Serial interface	CSIB0 to CSIB4	Operable when the $\overline{\text{SCKBn}}$ input clock is selected as the count clock (n = 0 to 4)		
	l ² C00 to l ² C02	Stops operation		
	UARTA0 to UARTA2	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected		
A/D converter		Holds operation (conversion result held) ^{Note}		
D/A converter		Holds operation (output held ^{Note})		
Real-time output function (RTO)		Stops operation (output held)		
Key interrupt function (KR)		Operable		
External bus interface		See 2.2 Pin States.		
Port function		Retains status before IDLE1 mode was set		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE1 mode was set.		

Note To realize low power consumption, stop the A/D converter and D/A converter before shifting to the IDLE1 mode.

21.5 IDLE2 Mode

21.5.1 Setting and operation status

The IDLE2 mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 10 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE2 mode, the clock oscillator continues operation but clock supply to the CPU, PLL, flash memory, and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE2 mode was set are retained. The CPU, PLL, and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-7 shows the operating status in the IDLE2 mode.

The IDLE2 mode can reduce the power consumption more than the IDLE1 mode because it stops the operations of the on-chip peripheral functions, PLL, and flash memory. However, because the PLL and flash memory are stopped, a setup time for the PLL and flash memory is required when IDLE2 mode is released.

Cautions 1. Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE2 mode.

2. If the IDLE2 mode is set while an unmasked interrupt request signal is being held pending, the IDLE2 mode is released immediately by the pending interrupt request.

21.5.2 Releasing IDLE2 mode

The IDLE2 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE2 mode, or reset signal (reset by RESET pin input, WDT2RES signal, low-voltage detector (LVI), or clock monitor (CLM)). The PLL returns to the operating status it was in before the IDLE2 mode was set.

After the IDLE2 mode has been released, the normal operation mode is restored.

(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE2 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE2 mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the IDLE2 mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE2 mode is released and that interrupt request signal is acknowledged.
- Caution The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and IDLE2 mode is not released.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address after securing the prescribed setup time.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed after securing the prescribed setup time.	The next instruction is executed after securing the prescribed setup time.

Table 21-6. Operation After Releasing IDLE2 Mode by Interrupt Request Signal

(2) Releasing IDLE2 mode by reset

The same operation as the normal reset operation is performed.

Table 21-7.	Operating	Status in	IDLE2 Mode
-------------	-----------	-----------	------------

Setting of IDLE2 Mode		Operating Status		
Item		When Subclock Is Not Used	When Subclock Is Used	
Main clock oscillator		Oscillation enabled		
Subclock oscillator		_	Oscillation enabled	
Internal oscillator		Oscillation enabled		
PLL		Stops operation		
СРИ		Stops operation		
DMA		Stops operation		
Interrupt controller		Stops operation (but standby mode release is possible)		
Timer P (TMP0 to TMP5)		Stops operation		
Timer Q (TMP0)		Stops operation		
Timer M (TMM0)		Operable when fr/8 is selected as the count clock	Operable when $f_{\text{R}}/8$ or f_{XT} is selected as the count clock	
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable	
Watchdog timer 2		Operable when f_{R} is selected as the count clock	Operable when f_{R} or f_{XT} is selected as the count clock	
Serial interface	CSIB0 to CSIB4	Operable when the $\overline{\text{SCKBn}}$ input clock is selected as the count clock (n = 0 to 4)		
	I ² C00 to I ² C02	Stops operation		
	UARTA0 to UARTA2	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)		
A/D converter		Holds operation (conversion result held) ^{Note}		
D/A converter		Holds operation (output held ^{Note})		
Real-time output f	function (RTO)	Stops operation (output held)		
Key interrupt function (KR)		Operable		
External bus interface		See 2.2 Pin States.		
Port function		Retains status before IDLE2 mode was set		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE2 mode was set.		

Note To realize low power consumption, stop the A/D converter and D/A converter before shifting to the IDLE2 mode.


21.5.3 Securing setup time when releasing IDLE2 mode

Secure the setup time for the flash memory after releasing the IDLE2 mode because the operation of the blocks other than the main clock oscillator stops after the IDLE2 mode is set.

(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

Secure the specified setup time by setting the OSTS register.

When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS register setting. When it overflows, the normal operation mode is restored.



(2) Release by reset (RESET pin input, WDT2RES generation)

This operation is the same as that of a normal reset. The oscillation stabilization time is the initial value of the OSTS register, 2^{16} /fx.

21.6 STOP Mode

21.6.1 Setting and operation status

The STOP mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 01 or 11 and setting the PSC.STP bit to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution stops, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 21-9 shows the operating status in the STOP mode.

Because the STOP mode stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE2 mode. If the subclock oscillator, internal oscillator, and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Cautions 1, Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

2. If the STOP mode is set while an unmasked interrupt request signal is being held pending, the STOP mode is released immediately by the pending interrupt request.

21.6.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset signal (reset by RESET pin input, WDT2RES signal, or low-voltage detector (LVI)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the STOP mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the STOP mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Caution The interrupt request that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and STOP mode is not released.

		Manage Tiequeet eighti
Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address after securing the oscillation stabilization time.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed after securing the oscillation stabilization time.	The next instruction is executed after securing the oscillation stabilization time.

 Table 21-8. Operation After Releasing STOP Mode by Interrupt Request Signal

(2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

www.DataSheet4U.com

Setting of STOP Mode		Operatin	ng Status	
Item		When Subclock Is Not Used	When Subclock Is Used	
Main clock oscillator		Stops oscillation		
Subclock oscillator		_	Oscillation enabled	
Internal oscillator		Oscillation enabled		
PLL		Stops operation		
CPU		Stops operation		
DMA		Stops operation		
Interrupt controlle	r	Stops operation (but standby mode release is possible)		
Timer P (TMP0 to	TMP5)	Stops operation		
Timer Q (TMP0)	Timer Q (TMP0) Stops operation			
Timer M (TMM0)		Operable when fr/8 is selected as the count clockOperable when fr/8 o the count clock		
Watch timer		Stops operation	Operable when fxT is selected as the count clock	
Watchdog timer 2		Operable when f_{R} is selected as the count clock	Operable when f_{R} or f_{XT} is selected as the count clock	
Serial interface	CSIB0 to CSIB4	Operable when the SCKBn input clock is s	elected as the count clock $(n = 0 \text{ to } 4)$	
	l ² C00 to l ² C02	Stops operation		
	UARTA0 to UARTA2	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)		
A/D converter		Stops operation (conversion result undefined) ^{Notes 1, 2}		
D/A converter		Stops operation ^{Notes 3, 4} (high impedance is output)		
Real-time output	function (RTO)	Stops operation (output held)		
Key interrupt fund	tion (KR)	Operable		
External bus inter	face	See 2.2 Pin States.		
Port function		Retains status before STOP mode was set	t	
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.		

Table 21-9.	Operating	Status in	STOP Mode
-------------	-----------	-----------	-----------

- **Notes 1.** If the STOP mode is set while the A/D converter is operating, the A/D converter is automatically stopped and starts operating again after the STOP mode is released. However, in that case, the A/D conversion results after the STOP mode is released are invalid. All the A/D conversion results before the STOP mode is set are invalid.
 - 2. Even if the STOP mode is set while the A/D converter is operating, the power consumption is reduced equivalently to when the A/D converter is stopped before the STOP mode is set.
 - 3. If the STOP mode is set while the D/A converter is operating, the D/A converter is automatically stopped and the pin status becomes high impedance. After the STOP mode is released, D/A conversion resumes, the setting time elapses, and the status returns to the output level before the STOP mode was set.
 - **4.** Even if the STOP mode is set while the D/A converter is operating, the power consumption is reduced equivalently to when the D/A converter is stopped before the STOP mode is set.


21.6.3 Securing oscillation stabilization time when releasing STOP mode

Secure the oscillation stabilization time for the main clock oscillator after releasing the STOP mode because the operation of the main clock oscillator stops after STOP mode is set.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

Secure the oscillation stabilization time by setting the OSTS register.

When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS register setting. When it overflows, the normal operation mode is restored.



(2) Release by reset

This operation is the same as that of a normal reset. The oscillation stabilization time is the initial value of the OSTS register, 2^{16} /fx.

21.7 Subclock Operation Mode

www.DataSheet4U.com

21.7.1 Setting and operation status

The subclock operation mode is set by setting the PCC.CK3 bit to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. Check whether the clock has been switched by using the PCC.CLS bit.

When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only on the subclock.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

Table 21-10 shows the operating status in subclock operation mode.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see 6.3 (1) Processor clock control register (PCC).
 - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock (fcLk) > Subclock (fxt = 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from main clock (fxx) in accordance with the settings of the CK2 to CK0 bits

21.7.2 Releasing subclock operation mode

The subclock operation mode is released by a reset signal (reset by RESET pin input, WDT2RES signal, low-voltage detector (LVI), or clock monitor (CLM)) when the CK3 bit is cleared to 0.

If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see 6.3 (1) Processor clock control register (PCC).

Preliminary User's Manual U17715EJ1V0UD

www.DataSheet4U.com

		. Operating Status in Subclock Op	www.D
Setting of Su	ubclock Operation Mode	Opera	ting Status
Item		When Main Clock Is Oscillating	When Main Clock Is Stopped
Subclock oscillator		Oscillation enabled	
Internal oscillator		Oscillation enabled	
PLL		Operable Stops operation ^{Note}	
CPU		Operable	
DMA		Operable	
Interrupt controlle	r	Operable	
Timer P (TMP0 to	TMP5)	Operable	Stops operation
Timer Q (TMP0)		Operable	Stops operation
Timer M (TMM0)		Operable	Operable when $f_{\text{R}}/8$ or f_{XT} is selected as the count clock
Watch timer		Operable	Operable when fxT is selected as the count clock
Watchdog timer 2		Operable	Operable when f_R or f_{XT} is selected as the count clock
Serial interface	CSIB0 to CSIB4	Operable	Operable when the \overline{SCKBn} input clock is selected as the count clock (n = 0 to 4)
	l ² C00 to l ² C02	Operable	Stops operation
	UARTA0 to UARTA2	Operable	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
A/D converter		Operable	Stops operation
D/A converter		Operable	
Real-time output	function (RTO)	Operable	Stops operation (output held)
Key interrupt func	tion (KR)	Operable	
External bus inter	face	See 2.2 Pin States.	
Port function		Settable	
Internal data		Settable	

Table 21-10.	Operating Status in Subclock Operation Mode
--------------	---

Note Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.

Caution When the CPU is operating on the subclock and main clock oscillation is stopped, accessing a register in which a wait occurs is disabled. If a wait is generated, it can be released only by reset (see 3.4.8 (2)).

21.8 Sub-IDLE Mode

21.8.1 Setting and operation status

The sub-IDLE mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 00 or 10 and setting the PSC.STP bit to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operating but clock supply to the CPU, flash memory, and the other onchip peripheral functions is stopped.

As a result, program execution stops and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Because the sub-IDLE mode stops operation of the CPU, flash memory, and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the current consumption can be reduced to a level as low as that in the STOP mode.

Table 21-12 shows the operating status in the sub-IDLE mode.

Cautions 1. Following the store instruction to set the PSC register to the sub-IDLE mode, insert the five or more NOP instructions.

2. If the sub-IDLE mode is set while an unmasked interrupt request signal is being held pending, the sub-IDLE mode is then released immediately by the pending interrupt request.

21.8.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset signal (reset by RESET pin input, WDT2RES signal, low-voltage detector (LVI), or clock monitor (CLM)). The PLL returns to the operating status it was in before the sub-IDLE mode was set.

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set.

(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal.

If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the sub-IDLE mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.
- Cautions 1. The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and sub-IDLE mode is not released.
 - 2. When the sub-IDLE mode is released, 12 cycles of the subclock (about 366 μ s) elapse from when the interrupt request signal that releases the sub-IDLE mode is generated to when the mode is released.

		www.Da
Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.

Table 21-11. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

(2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 21-12. Operating Status in Sub-IDLE Mod	Table 21-12.	Operating Status in Sub-IDLE Mode
---	--------------	-----------------------------------

Setting of Sub-IDLE Mode		Operatin	g Status	
Item		When Main Clock Is Oscillating	When Main Clock Is Stopped	
Subclock oscillator		Oscillation enabled		
Internal oscillator		Oscillation enabled		
PLL		Operable	Stops operation ^{Note 1}	
CPU		Stops operation		
DMA		Stops operation		
Interrupt controlle	Interrupt controller Stops operation (but standby mode release is possible)		e is possible)	
Timer P (TMP0 to	Timer P (TMP0 to TMP5) Stops operation			
Timer Q (TMP0)	mer Q (TMP0) Stops operation			
Timer M (TMM0)	imer M (TMM0) Operable when fR/8 or fxT is selected as the count clock		e count clock	
Watch timer		Stops operation Operable when fxT is selected as count clock		
Watchdog timer 2		Operable when f_{R} or f_{XT} is selected as the count clock		
Serial interface	CSIB0 to CSIB4	Operable when the SCKBn input clock is s	selected as the count clock $(n = 0 \text{ to } 4)$	
	I ² C00 to I ² C02	Stops operation		
	UARTA0 to UARTA2	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)		
A/D converter		Holds operation (conversion result held) ^{Note 2}		
D/A converter		Holds operation (output held ^{Note 2})		
Real-time output f	function (RTO)	Stops operation (output held)		
Key interrupt func	tion (KR)	Operable		
External bus inter	face	See 2.2 Pin States (same operation statu	s as IDLE1, IDLE2 mode).	
Port function		Retains status before sub-IDLE mode was	set	
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents o the internal RAM are retained as they were before the sub-IDLE mode was set.		

Notes 1. Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.

2. To realize low power consumption, stop the A/D and D/A converters before shifting to the sub-IDLE mode.

CHAPTER 22 RESET FUNCTIONS

22.1 Overview

The following reset functions are available.

- (1) Four kinds of reset sources
 - External reset input via the RESET pin
 - Reset via the watchdog timer 2 (WDT2) overflow (WDT2RES)
 - System reset via the comparison of the low-voltage detector (LVI) supply voltage and detected voltage
 - · System reset via the detecting clock monitor (CLM) oscillation stop

After a reset is released, the source of the reset can be confirmed with the reset source flag register (RESF).

(2) Emergency operation mode

If the WDT2 overflows during the main clock oscillation stabilization time inserted after reset, a main clock oscillation anomaly is judged and the CPU starts operating on the internal oscillation clock.

Caution When the CPU operates on the internal oscillation clock, access to the register in which a wait state is generated is prohibited. For the register in which a wait state is generated, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.




Figure 22-1. Block Diagram of Reset Function

22.2 Registers to Check Reset Source

The V850ES/JG2 has four kinds of reset sources. After a reset has been released, the source of the reset that occurred can be checked with the reset source flag register (RESF).

(1) Reset source flag register (RESF)

The RESF register is a special register that can be written only by a combination of specific sequences (see **3.4.7 Special registers**).

The RESF register indicates the source from which a reset signal is generated.

This register is read or written in 8-bit or 1-bit units.

RESET pin input clears this register to 00H. The default value differs if the source of reset is other than the RESET pin signal.

RESF		6	5	4	3	2	1	0	
	0	0	0	WDT2RF	0	0	CLMRF	LVIRF	
									1
	WDT2RF		Reset signal from WDT2						
	0	Not gene	rated						
	1	Generate	ed						
									1
	CLMRF		Reset signal from CLM						
	0	Not gene	Not generated				-		
	1	Generate	Generated						
	LVIRF		Reset signal from LVI						
	0	Not gene	lot generated			-			
	1	Generate	Generated						

22.3 Operation

22.3.1 Reset operation via RESET pin

When a low level is input to the $\overrightarrow{\text{RESET}}$ pin, the system is reset, and each hardware unit is initialized. When the level of the $\overrightarrow{\text{RESET}}$ pin is changed from low to high, the reset status is released.

Item	During Reset	After Reset	
Main clock oscillator (fx)	Oscillation stops	Oscillation starts	
Subclock oscillator (fxT)	Oscillation continues		
Internal oscillator	Oscillation stops	Oscillation starts	
Peripheral clock (fx to fx/1,024)	Operation stops	Operation starts after securing oscillation stabilization time	
Internal system clock (fcLk), CPU clock (fcPU)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)	
CPU	Initialized	Program execution starts after securing oscillation stabilization time	
Watchdog timer 2	Operation stops (initialized to 0)	Counts up from 0 with internal oscillation clock as source clock.	
Internal RAM	Undefined if power-on reset or CPU access and reset input conflict (data is damaged) Otherwise value immediately after reset input is retained ^{Note 1} .		
I/O lines (ports/alternate-function pins)	High impedance ^{Note 2}		
On-chip peripheral I/O registers	Initialized to specified status, OCDM register	is set (01H).	
Other on-chip peripheral functions	Operation stops	Operation can be started after securing oscillation stabilization time	

Table 22-1. Hardware Status on RESET Pin Input

- **Notes 1.** The firmware of the V850ES/JG2 uses a part of the internal RAM after the internal system reset status has been released because it supports a boot swap function. Therefore, the contents of some RAM areas are not retained after power-on reset. For details, see **22.3.4 Operation after reset release**.
 - 2. When the power is turned on, the following pins may output an undefined level temporarily even during reset.
 - P10/ANO0 pin
 - P11/ANO1 pin
 - P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO pin
- Caution The OCDM register is initialized by the RESET pin input. Therefore, note with caution that, if a high level is input to the P05/DRST pin after a reset release before the OCDM.OCDM0 bit is cleared, the on-chip debug mode may be entered. For details, see CHAPTER 4 PORT FUNCTIONS.





Figure 22-2. Timing of Reset Operation by RESET Pin Input

www.DataSheet4U.com

Figure 22-3. Timing of Power-on Reset Operation



22.3.2 Reset operation by watchdog timer 2

When watchdog timer 2 is set to the reset operation mode due to overflow, upon watchdog timer 2 overflow (WDT2RES signal generation), a system reset is executed and the hardware is initialized to the initial status.


Following watchdog timer 2 overflow, the reset status is entered and lasts the predetermined time (analog delay), and the reset status is then automatically released.

The main clock oscillator is stopped during the reset period.

Item	During Reset	After Reset	
Main clock oscillator (fx)	Oscillation stops	Oscillation starts	
Subclock oscillator (fxr)	Oscillation continues		
Internal oscillator	Oscillation stops	Oscillation starts	
Peripheral clock (fxx to fxx/1,024)	Operation stops	Operation starts after securing oscillation stabilization time	
Internal system clock (fxx), CPU clock (fcPu)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)	
CPU	Initialized	Program execution after securing oscillation stabilization time	
Watchdog timer 2	Operation stops (initialized to 0)	Counts up from 0 with internal oscillation clock as source clock.	
Internal RAM	Undefined if power-on reset or CPU access and reset input conflict (data is damaged Otherwise value immediately after reset input is retained ^{Note} .		
I/O lines (ports/alternate-function pins)	High impedance		
On-chip peripheral I/O register	Initialized to specified status, OCDM register	retains its value.	
On-chip peripheral functions other than above	Operation stops	Operation can be started after securing oscillation stabilization time.	

Table 22-2. Hardware Status During Watchdog Timer 2 Reset Operation

Note The firmware of the V850ES/JG2 uses a part of the internal RAM after the internal system reset status has been released because it supports a boot swap function. Therefore, the contents of some RAM areas are not retained after power-on reset. For details, see **22.3.4 Operation after reset release**.





www.DataSheet4U.com

22.3.3 Reset operation by low-voltage detector

If the supply voltage falls below the voltage detected by the low-voltage detector when LVI operation is enabled, a system reset is executed (when the LVIM.LVIMD bit is set to 1), and the hardware is initialized to the initial status.

The reset status lasts from when a supply voltage drop has been detected until the supply voltage rises above the LVI detection voltage.

The main clock oscillator is stopped during the reset period.

When the LVIMD bit = 0, an interrupt request signal (INTLVI) is generated if a low voltage is detected.

Item	During Reset	After Reset
Main clock oscillator (fx)	Oscillation stops	Oscillation starts
Subclock oscillator (fxr)	Oscillation continues	
Internal oscillator	Oscillation stops	Oscillation starts
Peripheral clock (fx to fx/1,024)	Operation stops	Operation starts after securing oscillation stabilization time
Internal system clock (fxx), CPU clock (fcPu)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)
CPU	Initialized	Program execution starts after securing oscillation stabilization time
Watchdog timer 2	Operation stops (initialized to 0)	Counts up from 0 with internal oscillation clock as source clock.
Internal RAM	Undefined if power-on reset or CPU access and reset input conflict (data is damaged Otherwise value immediately after reset input is retained ^{Note} .	
I/O lines (ports/alternate-function pins)	High impedance	
On-chip peripheral I/O register	Initialized to specified status, OCDM register	r retains its value.
LVI	Operation stops	
On-chip peripheral functions other than above	Operation stops	Operation can be started after securing oscillation stabilization time.

Table 22-3. Hardware Status During Reset Operation by Low-Voltage Detector


Note The firmware of the V850ES/JG2 uses a part of the internal RAM after the internal system reset status has been released because it supports a boot swap function. Therefore, the contents of some RAM areas are not retained after power-on reset. For details, see **22.3.4 Operation after reset release**.

Remark For the reset timing of the low-voltage detector, see CHAPTER 24 LOW-VOLTAGE DETECTOR (LVI).

22.3.4 Operation after reset release

After the reset is released, the main clock starts oscillation and oscillation stabilization time (OSTS register initial value: 2¹⁶/fx) is secured, and the CPU starts program execution.

WDT2 immediately begins to operate after a reset has been released using the internal oscillation clock as a source clock.





(1) Emergent operation mode

If an anomaly occurs in the main clock before oscillation stabilization time is secured, the WDT2 overflows before executing the CPU program. At this time, the CPU starts program execution by using the internal oscillation clock as the source clock.





Figure 22-6. Operation After Reset Release

The CPU operation clock states can be checked with the CPU operation clock status register (CCLS).


(2) Firmware operation

In the V850ES/JG2, after the reset status is released, the internal firmware starts operation before the user program is started to support the boot swap function.




Since the firmware uses a part of the internal RAM, the contents of the following RAM areas are not retained after power-on reset.

- Version with 12 KB RAM: 03FFEFBAH to 03FFEFFFH
- Version with 24 KB RAM: 03FFEFBAH to 03FFEFFFH
- Version with 32 KB RAM: 03FF7000H to 03FF7095H, 03FFEFBAH to 03FFEFFFH
- Version with 40 KB RAM: 03FFEFBAH to 03FFEFFFH
- Version with 48 KB RAM: 03FF3000H to 03FF3095H, 03FFEFBAH to 03FFEFFFH



22.3.5 Reset function operation flow



Notes 1. Bit to be set differs depending on the reset source.

	0	0
	Value before reset is retained.	Value before reset is retained.
lue before reset is retained.	1	Value before reset is retained.
lue before reset is retained.	Value before reset is retained.	1
-		Value before reset is retained.ue before reset is retained.ue before reset is retained.Value before reset is retained.

2. The internal oscillator cannot be stopped.

CHAPTER 23 CLOCK MONITOR

23.1 Functions

The clock monitor samples the main clock by using the internal oscillation clock and generates a reset request signal when oscillation of the main clock is stopped.

Once the operation of the clock monitor has been enabled by an operation enable flag, it cannot be cleared to 0 by any means other than reset.

When a reset by the clock monitor occurs, the RESF.CLMRF bit is set. For details on the RESF register, see **22.2 Registers to Check Reset Source**.

The clock monitor automatically stops under the following conditions.

- During oscillation stabilization time after STOP mode is released
- When the main clock is stopped (from when the PCC.MCK bit = 1 during subclock operation, until the PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates with the internal oscillation clock


23.2 Configuration

The clock monitor includes the following hardware.

Table 23-1. Configuration of Clock Monitor

Item	Configuration			
Control register	Clock monitor mode register (CLM)			





23.3 Register

www.DataSheet4U.com

The clock monitor is controlled by the clock monitor mode register (CLM).

(1) Clock monitor mode register (CLM)

The CLM register is a special register. This can be written only in a special combination of sequences (see **3.4.7 Special registers**).

This register is used to set the operation mode of the clock monitor.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After	reset: 00H	R/W	Address: F	FFFF870H					
	7	6	5	4	3	2	1	<0>	
CLM	0	0	0	0	0	0	0	CLME	
	CLME		Cle	ock monitor	operation en	able or disal	ble		
	0	Disable clo	Disable clock monitor operation.						
	1	Enable clo	ck monitor o	peration.					
 Cautions 1. Once the CLME bit has been set to 1, it cannot be cleared to 0 by any means other than reset. 2. When a reset by the clock monitor occurs, the CLME bit is cleared to 0 and the RESF.CLMRF bit is set to 1. 									

23.4 Operation

This section explains the functions of the clock monitor. The start and stop conditions are as follows.

<Start condition>

Enabling operation by setting the CLM.CLME bit to 1

<Stop conditions>

- While oscillation stabilization time is being counted after STOP mode is released
- When the main clock is stopped (from when PCC.MCK bit = 1 during subclock operation to when PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates with the internal oscillation clock

Table 23-2. Operation Status of Clock Monitor (When CLM.CLME Bit = 1, During Internal Oscillation Clock Operation)


CPU Operating Clock	Operation Mode	Status of Main Clock	Status of Internal Oscillation Clock	Status of Clock Monitor
Main clock	HALT mode	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
	IDLE1, IDLE2 modes	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
	STOP mode	Stops	Oscillates ^{Note 1}	Stops
Subclock (MCK bit of PCC register = 0)	Sub-IDLE mode	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
Subclock (MCK bit of PCC register = 1)	Sub-IDLE mode	Stops	Oscillates ^{Note 1}	Stops
Internal oscillation clock	-	Stops	Oscillates ^{Note 3}	Stops
During reset	_	Stops	Stops	Stops

Notes 1. Internal oscillator can be stopped by setting the RCM.RSTOP bit to 1.

- 2. The clock monitor is stopped while internal oscillator is stopped.
- 3. Internal oscillator cannot be stopped by software.

(1) Operation when main clock oscillation is stopped (CLME bit = 1)

If oscillation of the main clock is stopped when the CLME bit = 1, an internal reset signal is generated as shown in Figure 23-2.






(2) Clock monitor status after **RESET** input

RESET input clears the CLM.CLME bit to 0 and stops the clock monitor operation. When CLME bit is set to 1 by software at the end of the oscillation stabilization time of the main clock, monitoring is started.


Figure 23-3. Clock Monitor Status After RESET Input

(CLM.CLME bit = 1 is set after RESET input and at the end of main clock oscillation stabilization time)



(3) Operation in STOP mode or after STOP mode is released

If the STOP mode is set with the CLM.CLME bit = 1, the monitor operation is stopped in the STOP mode and while the oscillation stabilization time is being counted. After the oscillation stabilization time, the monitor operation is automatically started.






(4) Operation when main clock is stopped (arbitrary)

During subclock operation (PCC.CLS bit = 1) or when the main clock is stopped by setting the PCC.MCK bit to 1, the monitor operation is stopped until the main clock operation is started (PCC.CLS bit = 0). The monitor operation is automatically started when the main clock operation is started.





(5) Operation while CPU is operating on internal oscillation clock (CCLS.CCLSF bit = 1)

The monitor operation is not stopped when the CCLSF bit is 1, even if the CLME bit is set to 1.

CHAPTER 24 LOW-VOLTAGE DETECTOR (LVI)

www.DataSheet4U.com

24.1 Functions

The low-voltage detector (LVI) has the following functions.

- Compares the supply voltage (VDD) and detected voltage (VLVI) and generates an internal interrupt signal or internal reset signal when VDD < VLVI.
- The level of the supply voltage to be detected can be changed by software (in two steps).
- Interrupt or reset signal can be selected by software.
- Can operate in STOP mode.

If the low-voltage detector is used to generate a reset signal, the RESF.LVIRF bit is set to 1 when the reset signal is generated. For details of RESF register, see **22.2 Registers to Check Reset Source**.

24.2 Configuration

The block diagram of the low-voltage detector is shown below.




Figure 24-1. Block Diagram of Low-Voltage Detector

24.3 Registers


The low-voltage detector is controlled by the following registers.

- Low voltage detection register (LVIM)
- Low voltage detection level select register (LVIS)
- (1) Low voltage detection register (LVIM)

The LVIM register is a special register. This can be written only in the special combination of the sequences (see **3.4.7 Special registers**).


The LVIM register is used to enable or disable low voltage detection, and to set the operation mode of the lowvoltage detector.

This register can be read or written in 8-bit or 1-bit units. However, the LVIF bit is read-only.



(2) Low voltage detection level select register (LVIS)

The LVIS register is used to select the level of low voltage to be detected. This register can be read or written in 8-bit or 1-bit units. www.DataSheet4U.com



(3) Internal RAM data status register (RAMS)

The RAMS register is a special register. This can be written only in a special combination of sequences (see **3.4.7 Special registers**).

This register is a flag register that indicates whether the internal RAM is valid or not.

This register can be read or written in 8-bit or 1-bit units.

The set/clear conditions for the RAMF bit are shown below.

- Setting conditions: Detection of voltage lower than specified level
 - Set by instruction
 - Generation of reset signal by WDT2 and CLM

Generation of reset signal while RAM is being accessed

- Generation of reset signal via the RESET pin while internal RAM is being accessed.
- Clearing condition: Writing of 0 in specific sequence

	7	6	5	4	3	2	1	<0>
RAMS	0	0	0	0	0	0	0	RAMF
	RAMF		Internal RAM data valid/invalid					
	0	Valid						
	1	Invalid						


24.4 Operation

Depending on the setting of the LVIM.VIMD bit, an interrupt signal (INTLVI) or an internal reset signal is generated. How to specify each operation is described below, together with timing charts.

24.4.1 To use for internal reset signal

- <To start operation>
- <1> Mask the interrupt of LVI.
- <2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
- <3> Set the LVIM.LVION bit to 1 (to enable operation).
- <4> Insert a wait cycle of 0.2 ms (max.) or more by software.
- <5> By using the LVIM.LVIF bit, check if the supply voltage > detected voltage.
- <6> Set the LVIMD bit to 1 (to generate an internal reset signal).

Caution If LVIMD bit is set to 1, the contents of the LVIM and LVIS registers cannot be changed until a reset request other than LVI is generated.






24.4.2 To use for interrupt

www.DataSheet4U.com

- <To start operation>
- <1> Mask the interrupt of LVI.
- <2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
- <3> Set the LVIM.LVION bit to 1 (to enable operation).
- <4> Insert a wait cycle of 0.2 ms (max.) or more by software.
- <5> By using the LVIM.LVIF bit, check if the supply voltage > detected voltage.
- <6> Clear the interrupt request flag of LVI.
- <7> Unmask the interrupt of LVI.

<To stop operation>


Clear the LVION bit to 0.





24.5 RAM Retention Voltage Detection Operation

The supply voltage and detected voltage are compared. When the supply voltage drops below the detected voltage (including on power application), the RAMS.RAMF bit is set to 1.






24.6 Emulation Function

When an in-circuit emulator is used, the operation of the RAM retention flag (RAMS.RAMF bit) can be pseudocontrolled and emulated by manipulating the PEMU1 register on the debugger.

This register is valid only in the emulation mode. It is invalid in the normal mode.

(1) Peripheral emulation register 1 (PEMU1)



[Usage]

When an in-circuit emulator is used, pseudo emulation of RAMF is realized by rewriting this register on the debugger.


- <1> CPU break (CPU operation stops.)
- <2> Set the EVARAMIN bit to 1 by using a register write command. By setting the EVARAMIN bit to 1, the RAMF bit is set to 1 on hardware (the internal RAM data is invalid).
- <3> Clear the EVARAMIN bit to 0 by using a register write command again. Unless this operation is performed (clearing the EVARAMIN bit to 0), the RAMF bit cannot be cleared to 0 by a CPU operation instruction.
- <4> Run the CPU and resume emulation.


CHAPTER 25 REGULATOR

25.1 Outline

The V850ES/JG2 includes a regulator to reduce power consumption and noise.

This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffers). The regulator output voltage is set to 2.5 V (TYP.).






25.2 Operation

The regulator of this product always operates in any mode (normal operation mode, HALT mode, IDLE1 mode, IDLE2 mode, STOP mode, or during reset).

Be sure to connect a capacitor (4.7 μ F (recommended value)) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connection method is shown below.





CHAPTER 26 FLASH MEMORY

www.DataSheet4U.com

The V850ES/JG2 incorporates a flash memory.

- μPD70F3715: 128 KB flash memory
- μPD70F3716: 256 KB flash memory
- *μ*PD70F3717: 384 KB flash memory
- μPD70F3718: 512 KB flash memory
- *μ*PD70F3719: 640 KB flash memory

Flash memory versions offer the following advantages for development environments and mass production applications.

- O For altering software after the V850ES/JG2 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.

26.1 Features


- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 640/512/384/256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
 - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

26.2 Memory Configuration

The V850ES/JG2 internal flash memory area is divided into 16, 14, 12, 10, or 8 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory located at the addresses of blocks 0 and 1 is replaced by the physical memory located at the addresses of blocks 2 and 3. For details of the boot swap function, see **26.5 Rewriting by Self Programming**.

Figure 26-1. Flash M	Memory Mapping
----------------------	----------------



2. Blocks 0 and 1: Boot area

26.3 Functional Outline

The internal flash memory of the V850ES/JG2 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/JG2 has already been mounted on the target system or not (off-board/on-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of off-board/on- board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Table 26-1. Rewrite Method

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Function	Functional Outline	Support (O: Suppo	www.DataShee orted, x: Not supported)
	-	On-Board/Off-Board Programming	Self Programming
Block erasure	The contents of specified memory blocks are erased.	0	0
Chip erasure	The contents of the entire memory area are erased all at once.	0	×
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0
Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)
Blank check	The erasure status of the entire memory is checked.	0	0
Security setting	Use of the block erase command, chip erase command, and program command can be prohibited.	0	× (Only values set by on- board/off-board programming can be retained)

Table 26-2. Basic Functions

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

Table 26-3. Security Functions

Function	Function Outline	Rewriting Operation When Prohibited (O: Executable, ×: Not Executable)		
		On-Board/Off-Board Programming	Self Programming	
Block erase command prohibit	Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be initialized by execution of a chip erase command.	Block erase command: × Chip erase command: O Program command: O	Can always be rewritten regardless of setting of prohibition	
Chip erase command prohibit	Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase command cannot be executed.	Block erase command: × Chip erase command: × Program command: O		
Program command prohibit	Write and block erase commands on all the blocks are prohibited. Setting of prohibition can be initialized by execution of the chip erase command.	Block erase command: × Chip erase command: O Program command: ×		

26.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/JG2 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

26.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/JG2.




Figure 26-2. Environment Required for Writing Programs to Flash Memory

A host machine is required for controlling the dedicated flash programmer.

UARTA0, CSIB0, or CSIB3 is used for the interface between the dedicated flash programmer and the V850ES/JG2 to perform writing, erasing, etc. A dedicated program adapter (FA series) required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


26.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/JG2 is performed by serial communication using the UARTA0, CSIB0, or CSIB3 interfaces of the V850ES/JG2.

(1) UARTA0


Transfer rate: 9,600 to 153,600 bps





(2) CSIB0, CSIB3

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





(3) CSIB0 + HS, CSIB3 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)

www.DataSheet4U.com




Figure 26-5. Communication with Dedicated Flash Programmer (CSIB0 + HS, CSIB3 + HS)

The dedicated flash programmer outputs the transfer clock, and the V850ES/JG2 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/JG2. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

		PG-FP4	V850ES/JG2	Proce	ssing for Conr	nection
Signal Name	I/O	Pin Function	Pin Name	UARTA0	CSIB0, CSIB3	CSIB0 + HS, CSIB3 + HS
FLMD0	Output	Write enable/disable	FLMD0	O	0	O
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1
VDD	-	VDD voltage generation/voltage monitor	VDD	O	0	0
GND	-	Ground	Vss	O	0	0
CLK	Output	Clock output to V850ES/JG2	X1, X2	× ^{Note 2}	× ^{Note 2}	× ^{Note 2}
RESET	Output	Reset signal	RESET	O	0	O
SI/RxD	Input	Receive signal	SOB0, SOB3/ TXDA0	O	0	0
SO/TxD	Output	Transmit signal	SIB0, SIB3/ RXDA0	O	0	O
SCK	Output	Transfer clock	SCKBO, SCKB3	×	0	0
HS	Input	Handshake signal for CSIB0 + HS, CSIB3 + HS communication	PCM0	×	×	O

Table 26-4. Signal Connections of Dedicated Flash Programmer (PG-FP4)

Notes 1. Wire these pins as shown in Figures 26-6 and 26-7, or connect then to GND via pull-down resistor on board.

2. Clock cannot be supplied via the CLK pin of the flash programmer. Create an oscillator on board and supply the clock.

Remark O: Must be connected.

 \times : Does not have to be connected.

							1			W0000	Date	Shee
Flash	Flash Programmer (FG-FP4) Name of Connection Pin FA Board		CSIB0 + H	IS Use	ed	CSIB0	CSIB0 Used		UARTA0 Used			
Signal	I/O	Pin Function	Pin	Pin Name	Pin	No.	Pin Name Pin No		No.	Pin Name	Pin No.	
Name					GF	GC		GF	GC		GF	GC
SI/RxD	Input	Receive signal	SI	P41/SOB0/ SCL01	25	23	P41/SOB0/ SCL01	25	23	P30/TXDA0/ SOB4	27	25
SO/TxD	Output	Transmit signal	SO	P40/SIB0/ SDA01	24	22	P40/SIB0/ SDA01	24	22	P31/RXDA0/ INTP7/SIB4	28	26
SCK	Output	Transfer clock	SCK	P42/SCKB0	26	24	P42/SCKB0	26	24	Not needed	-	-
CLK	Output	Clock to	X1	Not needed	-	-	Not needed	-	-	Not needed	-	-
		V850ES/JG2	X2	Not needed	_	_	Not needed	-	-	Not needed	-	_
/RESET	Output	Reset signal	/RESET	RESET	16	14	RESET	16	14	RESET	16	14
FLMD0	Input	Write voltage	FLMD0	FLMD0	10	8	FLMD0	10	8	FLMD0	10	8
FLMD1	Input	Write voltage	FLMD1	PLD5/AD5/ FLMD1	78	76	PLD5/AD5/ FLMD1	78	76	PLD5/AD5/ FLMD1	78	76
HS	Input	Handshake signal for CSI0 + HS communication	RESERVE/ HS	PCM0/WAIT	63	61	Not needed	-	-	Not needed	-	_
VDD	-	VDD voltage	VDD	Vdd	11	9	Vdd	11	9	V _{DD}	11	9
		generation/		BVDD	72	70	BVDD	72	70	BVDD	72	70
		voltage monitor		EVDD	36	34	EVDD	36	34	EVDD	36	34
				AV _{REF0}	3	1	AV _{REF0}	3	1	AV _{REF0}	3	1
				AV _{REF1}	7	5	AV _{REF1}	7	5	AV _{REF1}	7	5
GND	-	Ground	GND	Vss	13	11	Vss	13	11	Vss	13	11
				AVss	4	2	AVss	4	2	AVss	4	2
				BVss	71	69	BVss	71	69	BVss	71	69
				EVss	35	33	EVss	35	33	EVss	35	33

Table 26-5. Wiring of V850ES/JG2 Flash Writing Adapters (FA-100GF-JBT and FA-100GC-8EA) (1/2)

Cautions 1. Be sure to connect the REGC pin to GND via 4.7 μ F capacitor.

2. Clock cannot be supplied from the CLK pin of the flash programmer. Create an oscillator on the board and supply clock.

Id	DIE 20-5.		5/JG2 FIASI W	/riting Adapters (FA	-100G	F-JDI		100	MW.Dc
Flas	Flash Programmer (FG-FP4) Connection Pin		Name of FA Board Pin			CSIB3 Used			
Signal	I/O	Pin Function		Pin Name Pin No.		Pin Name	Pin	Pin No.	
Name					GF	GC		GF	GC
SI/RxD	Input	Receive signal	SI	P911/A11/SOB3	56	54	P911/A11/SOB3	56	54
SO/TxD	Output	Transmit signal	SO	P910/A10/SIB3	55	53	P910/A10/SIB3	55	53
SCK	Output	Transfer clock	SCK	P912/A12/SCKB3	57	55	P912/A12/SCKB3	57	55
CLK	Output	Clock to	X1	Not needed	-	_	Not needed	_	-
		V850ES/JG2	X2	Not needed	-	-	Not needed	-	-
/RESET	Output	Reset signal	/RESET	RESET	16	14	RESET	16	14
FLMD0	Input	Write voltage	FLMD0	FLMD0	10	8	FLMD0	10	8
FLMD1	Input	Write voltage	FLMD1	PLD5/AD5/FLMD1	78	76	PLD5/AD5/FLMD1	78	76
HS	Input	Handshake signal for CSI0 + HS communication	RESERVE/HS	PCM0/WAIT	63	61	Not needed	-	-
VDD	-	VDD voltage	VDD	VDD	11	9	Vdd	11	9
		generation/		BVDD	72	70	BVDD	72	70
		voltage monitor		EVDD	36	34	EVDD	36	34
				AV _{REF0}	3	1	AV _{REF0}	3	1
				AV _{REF1}	7	5	AV _{REF1}	7	5
GND	-	Ground	GND	Vss	13	11	Vss	13	11
				AVss	4	2	AVss	4	2
				BVss	71	69	BVss	71	69
				EVss	35	33	EVss	35	33

Table 26-5. Wiring of V850ES/JG2 Flash Writing Adapters (FA-100GF-JBT and FA-100GC-8EA) (2/2)

Cautions 1. Be sure to connect the REGC pin to GND via 4.7 μ F capacitor.

2. Clock cannot be supplied from the CLK pin of the flash programmer. Create an oscillator on the board and supply clock.

RemarkGF: 100-pin plastic QFP (14×20)GC: 100-pin plastic LQFP (fine pitch) (14×14)




Figure 26-6. Wiring Example of V850ES/JG2 Flash Writing Adapter (FA-100GF-JBT) (In CSIB0 + HS Mode) (1/2)

Figure 26-6. Wiring Example of V850ES/JG2 Flash Writing Adapter (FA-100GF-JBT) (In CSIB0 + HS Mode) (2/2)

www.DataSheet4U.com

Notes 1. Corresponding pins when CSIB3 is used.
2. Wire the FLMD1 pin as shown below, or connect it to GND on board via a pull-down resistor.
3. Create an oscillator on the flash writing adapter (shown in broken lines) and supply a clock. Here is an example of the oscillator.
Example:
X1 X2 Y2
Y1 Y2





Figure 26-7. Wiring Example of V850ES/JG2 Flash Writing Adapter (FA-100GC-8EA) (In CSIB0 + HS Mode) (1/2) www.DataSheet4U.com

Figure 26-7. Wiring Example of V850ES/JG2 Flash Writing Adapter (FA-100GC-8EA) (In CSIB0 + HS Mode) (2/2)

www.DataSheet4U.com

- Notes 1. Corresponding pins when CSIB3 is used.
 - 2. Wire the FLMD1 pin as shown below, or connect it to GND on board via a pull-down resistor.
 - **3.** Create an oscillator on the flash writing adapter (shown in broken lines) and supply a clock. Here is an example of the oscillator.

Example:



4. Corresponding pins when UARTA0 is used.


Caution Do not input a high level to the DRST pin.

- Remarks 1. Process the pins not shown in accordance with the handling of unused pins (see 2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins).
 - 2. This adapter is for the 100-pin plastic LQFP package.

26.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.

www.DataSheet4U.com





26.4.4 Selection of communication mode

In the V850ES/JG2, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.




Figure 26-9. Selection of Communication Mode

Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UARTA0	Communication rate: 9,600 bps (after reset), LSB first
8	CSIB0	V850ES/JG2 performs slave operation, MSB first
9	CSIB3	V850ES/JG2 performs slave operation, MSB first
11	CSIB0 + HS	V850ES/JG2 performs slave operation, MSB first
12	CSIB3 + HS	V850ES/JG2 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UARTA0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

26.4.5 Communication commands

The V850ES/JG2 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/JG2 are called "commands". The response signals sent from the V850ES/JG2 to the dedicated flash programmer are called "response commands".

Figure 26-10. Communication Commands



The following shows the commands for flash memory control in the V850ES/JG2. All of these commands are issued from the dedicated flash programmer, and the V850ES/JG2 performs the processing corresponding to the commands.

Classification	Command Name	Support			Function
		CSIB0, CSIB3	CSIB0 + HS, CSIB3 + HS	UARTA0	
Blank check	Block blank check command	\checkmark	\checkmark	\checkmark	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command	\checkmark	\checkmark	\checkmark	Erases the contents of the entire memory.
	Block erase command	\checkmark	\checkmark	\checkmark	Erases the contents of the memory of the specified block.
Write	Write command	\checkmark	\checkmark	\checkmark	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	\checkmark	V	\checkmark	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	\checkmark	\checkmark		Reads the checksum in the specified address range.
System setting, control	Silicon signature command	\checkmark	\checkmark	\checkmark	Reads silicon signature information.
	Security setting command	\checkmark	\checkmark	\checkmark	Disables the chip erase command, block erase command, and write command.

 Table 26-6.
 Flash Memory Control Commands

26.4.6 Pin connection

When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

(1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of V_{DD} level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V_{DD} level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, see **26.5.5 (1) FLMD0 pin**.





Figure 26-11. FLMD0 Pin Connection Example

(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V_{DD} is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.





FLMD0	FLMD1	Operation Mode
0	Don't care	Normal operation mode
Vdd	0	Flash memory programming mode
Vdd	Vdd	Setting prohibited

Table 26-7. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

(3) Serial interface pin

The following shows the pins used by each serial interface.

Serial Interface	Pins Used
UARTA0	TXDA0, RXDA0
CSIB0	SOB0, SIB0, SCKB0
CSIB3	SOB3, SIB3, SCKB3
CSIB0 + HS	SOB0, SIB0, SCKB0, PCM0
CSIB3 + HS	SOB3, SIB3, SCKB3, PCM0

Table 26-8. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

(a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.




Figure 26-13. Conflict of Signals (Serial Interface Input Pin)

(b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.






Figure 26-14. Malfunction of Other Device

(4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





(5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

(6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode. During flash memory programming, input a low level to the $\overline{\text{DRST}}$ pin or leave it open. Do not input a high level.


(7) Power supply


Supply the same power (VDD, VSS, EVDD, EVSS, BVDD, BVSS, AVREF0, AVREF1, AVSS) as in normal operation mode.

26.5 Rewriting by Self Programming

26.5.1 Overview

The V850ES/JG2 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.






26.5.2 Features

(1) Secure self programming (boot swap function)

The V850ES/JG2 supports a boot swap function that can exchange the physical memory of blocks 0 and 1 with the physical memory of blocks 2 and 3. By writing the start program to be rewritten to blocks 2 and 3 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in blocks 0 and 1.







(2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred. With the V850ES/JG2, a user handler can be registered to an entry RAM area by using a library function, so that interrupt servicing can be performed by internal RAM or external memory execution.

26.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.





26.5.4 Flash functions

www.DataSheet4U.com

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	
FlashBlockErase	Erasure of only specified one block	
FlashWordWrite	Writing from specified address	
FlashBlockIVerify	Internal verification of specified one block	
FlashBlockBlankCheck	Blank check of specified one block	\checkmark
FlashFLMDCheck	Check of FLMD pin	
FlashStatusCheck	Status check of operation specified immediately before	
FlashGetInfo	Reading of flash information	
FlashSetInfo	Setting of flash information	
FlashBootSwap	Swapping of boot area	
FlashSetUserHandler	User interrupt handler registration function	\checkmark

Table 26-9. Flash Function List

26.5.5 Pin processing

(1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V_{DD} level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.




Figure 26-19. Mode Change Timing

26.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Entry RAM area (124 bytes of either internal RAM/external RAM)	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.
Stack area (user stack + 300 bytes)	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code (1900 bytes)	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in the user application execution status or self programming status. To use this interrupt in the self programming status, the interrupt servicing start address must be registered in advance by a registration function.
NMI interrupt	Can be used in the user application execution status or self programming status. To use this interrupt in the self programming status, the interrupt servicing start address must be registered in advance by a registration function.

Table 26-10. Internal Resources Used

The V850ES/JG2 has an on-chip debug function that uses the JTAG (Joint Test Action Group) interface (DRST, DCK, DMS, DDI, and DDO pins) and that can be used via an on-chip debug emulator (MINICUBE[®]).


27.1 Features

- O Hardware break function: 2 points
- O Software break function: 4 points
- O Real-time RAM monitor function: Memory contents can be read during program execution.
- O Dynamic memory modification function (DMM function): RAM contents can be rewritten during program execution.
- O Mask function: RESET, NMI, HLDRQ, WAIT
- O ROM security function: 10-byte ID code authentication

Caution The following functions are not supported.

- Trace function
- Event function
- Debug interrupt interface function (DBINT)

27.2 Connection Circuit Example



27.3 Interface Signals

The interface signals are described below.

(1) DRST

This is a reset input signal for the on-chip debug unit. It is a negative-logic signal that asynchronously initializes the debug control unit.

MINICUBE raises the $\overline{\text{DRST}}$ signal when it detects V_{DD} of the target system after the integrated debugger is started, and starts the on-chip debug unit of the device.

When the DRST signal goes high, a reset signal is also generated in the CPU.

When starting debugging by starting the integrated debugger, a CPU reset is always generated.

(2) DCK

This is a clock input signal. It supplies a 20 MHz clock from MINICUBE. In the on-chip debug unit, the DMS and DDI signals are sampled at the rising edge of the DCK signal, and the data DDO is output at its falling edge.

(3) DMS

This is a transfer mode select signal. The transfer status in the debug unit changes depending on the level of the DMS signal.

(4) DDI

This is a data input signal. It is sampled in the on-chip debug unit at the rising edge of DCK.

(5) DDO

This is a data output signal. It is output from the on-chip debug unit at the falling edge of the DCK signal.

(6) EVDD

This signal is used to detect VDD of the target system. If VDD from the target system is not detected, the signals output from the MINICUBE ($\overline{\text{DRST}}$, DCK, DMS, DDI, FLMD0, and $\overline{\text{RESET}}$) go into a high-impedance state.

(7) FLMD0

The flash self programming function is used for the function to download data to the flash memory via the integrated debugger. During flash self programming, the FLMD0 pin must be kept high. In addition, connect a pull-down resistor to the FLMD0 pin.

The FLMD0 pin can be controlled in either of the following two ways.

<1> To control from MINICUBE

Connect the FLMD0 signal of MINICUBE to the FLMD0 pin.

In the normal mode, nothing is driven by MINICUBE (high impedance).

During a break, MINICUBE raises the FLMD0 pin to the high level when the download function of the integrated debugger is executed.

<2> To control from port

Connect any port of the device to the FLMD0 pin.

The same port as the one used by the user program to realize the flash self programming function may be used.

On the console of the integrated debugger, make a setting to raise the port pin to high level before executing the download function, or lower the port pin after executing the download function.

For details, refer to the ID850QB Ver. 3.10 Integrated Debugger Operation User's Manual (U17435E).

(8) RESET

This is a system reset input pin. If the DRST pin is made invalid by the value of the OCDM0 bit of the OCDM register set by the user program, on-chip debugging cannot be executed. Therefore, reset is effected by MINICUBE, using the RESET pin, to make the DRST pin valid (initialization).


27.4 Register

(1) On-chip debug mode register (OCDM)

The OCDM register is used to select the normal operation mode or on-chip debug mode. This register is a special register and can be written only in a combination of specific sequences (see **3.4.7 Special registers**). This register is also used to specify whether a pin provided with an on-chip debug function is used as an on-chip debug pin or as an ordinary port/peripheral function pin. It also is used to disconnect the internal pull-down resistor of the P05/INTP2/DRST pin.

The OCDM register can be written only while a low level is input to the DRST pin.

This register can be read or written in 8-bit or 1-bit units.



27.5 Operation


www.DataSheet4U.com


The on-chip debug function is made invalid under the conditions shown in the table below. When this function is not used, keep the $\overline{\text{DRST}}$ pin low until the OCDM.OCDM0 flag is cleared to 0.

OCDM0 Flag	0	1
DRST Pin		
L	Invalid	Invalid
н	Invalid	Valid

Remark L: Low-level input

H: High-level input





27.6 ROM Security Function


27.6.1 Security ID

The flash memory versions of the V850ES/JG2 perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag. (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



27.6.2 Setting

www.DataSheet4U.com

Address	Value
0x70	0x12
0x71	0x34
0x72	0x56
0x73	0x78
0x74	0x9A
0x75	0xBC
0x76	0xDE
0x77	0xF1
0x78	0x23
0x79	0xD4

Example When the following values are set to addresses 0x70 to 0x79

The following shows program examples when the CA850 is used.

[Program example]

Enter the 10-byte security code using the "SECURITY_ID" section (address 0x70).

#-----

SECURITY_ID

#-----

.section "SECURITY_ID"

.word	0x78563412	0-3 byte code
.word	0xF1DEBC9A	4-7 byte code
.hword	0xD423	8-9 byte code

27.7 Cautions

www.DataSheet4U.com

- (1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN (program execution), the break function may malfunction.
- (2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal is input from a pin.
- (3) A software breakpoint set in the internal flash memory is made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint becomes valid again when a hardware break or forced break occurs, but a software break does not occur until then.
- (4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset is generated as soon as the flash memory is rewritten by DMA or read by the RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be correctly reset.
- (5) When the following conditions (a) and (b) are satisfied and operation is stopped on the emulator (IECUBE[®], MINICUBE) due to a break, etc., watchdog timer 2 does not stop and a reset or non-maskable interrupt occurs. When a reset occurs, the debugger hangs up.
 - (a) The main clock or subclock is used as the source clock for watchdog timer 2.
 - (b) The internal oscillation clock is stopped (RCM.RSTOP bit = 1).

To avoid this, perform either of the following.

- When an emulator is used, use the internal oscillation clock as the source clock.
- When an emulator is used, do not stop the internal oscillator.
- (6) When the following conditions (a) and (b) are satisfied and operation is stopped on the emulator (IECUBE, MINICUBE) due to a break, etc., TMM does not stop even if the peripheral break function is set to "Break".
 - (a) Either the INTWT, internal oscillation clock (fr/8), or subclock are selected as the TMM source clock.
 - (b) The Main clock is stopped.

To avoid this, perform either of the following.

- When an emulator is used, the main clock (fxx, fxx/2, fxx/4, fxx/64, fxx/512) is used as the source clock.
- When an emulator is used, disable the main clock oscillation.
- (7) In the on-chip debug mode, the DDO pin is forcibly set to the high-level output.

CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)

www.DataSheet4U.com

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	$V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}$	-0.5 to +4.6	V
	BVDD		-0.5 to +4.6	V
	EVDD	VDD = EVDD = AVREF0 = AVREF1	-0.5 to +4.6	V
	AV _{REF0}	$V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}$	-0.5 to +4.6	V
	AV _{REF1}	VDD = EVDD = AVREF0 = AVREF1	-0.5 to +4.6	V
	Vss	Vss = EVss = BVss = AVss	-0.5 to +0.5	V
	AVss	Vss = EVss = BVss = AVss	-0.5 to +0.5	V
	BVss	Vss = EVss = BVss = AVss	-0.5 to +0.5	V
	EVss	Vss = EVss = BVss = AVss	-0.5 to +0.5	V
Input voltage	VII	RESET, FLMD0, PDH4, PDH5	-0.5 to EV _{DD} + 0.5 ^{Note 1}	V
	V _{I2}	PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	-0.5 to BV _{DD} + 0.5 ^{Note 1}	V
	VI3	P10, P11	-0.5 to AV _{REF1} + 0.5 ^{Note 1}	V
	V _{I4}	X1, X2, XT1, XT2	$-0.5 \text{ to } V_{\text{RO}}^{\text{Note 2}} + 0.5^{\text{Note 1}}$	V
	V15	P02 to P06, P30 to P39, P40 to P42, P50 to P55, P90 to P915	-0.5 to +6.0	V
Analog input voltage	VIAN	P70 to P711	-0.5 to AVREF0 + 0.5 ^{Note 1}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. On-chip regulator output voltage (2.5 V (TYP.))

Parameter	Symbol	Conditions	Ratings	Unit	
Output current, low	lo∟	P02 to P06, P30 to P39, P40 to	Per pin	4	mA
		P42, P50 to P55, P90 to P915, PDH4, PDH5	Total of all pins	50	mA
		PCM0 to PCM3, PCT0, PCT1,	Per pin	4	mA
		PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	Total of all pins	50	mA
		P10, P11	Per pin	4	mA
			Total of all pins	8	mA
		P70 to P711	Per pin	4	mA
			Total of all pins	20	mA
Output current, high	Іон	P02 to P06, P30 to P39, P40 to	Per pin	-4	mA
		P42, P50 to P55, P90 to P915, PDH4, PDH5	Total of all pins	-50	mA
		PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	Per pin	-4	mA
			Total of all pins	-50	mA
		P10, P11	Per pin	-4	mA
			Total of all pins	-8	mA
		P70 to P711	Per pin	-4	mA
			Total of all pins	-20	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other.

Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Capacitance (T_A = -40 to +85°C, BV_{DD} \leq V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	40.
I/O capacitance	Сю	fx = 1 MHz			10	pF	
		Unmeasured pins returned to 0 V					

Operating Conditions

$(T_A = -40 \text{ to } +85^{\circ}C, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V)$

Internal System Clock Frequency	Conditions		Unit			
		Vdd	EVDD	BVDD	AVREF0, AVREF1	
fxx = 2.5 to 20 MHz	C = 4.7 μ F, A/D converter stopped, D/A converter stopped	2.85 to 3.6	2.85 to 3.6	2.7 to 3.6	2.85 to 3.6	V
	C = 4.7 μ F, A/D converter operating, D/A converter operating	3.0 to 3.6	3.0 to 3.6	2.7 to 3.6	3.0 to 3.6	V
fxт = 32.768 kHz	C = 4.7 μ F, A/D converter stopped, D/A converter stopped	2.85 to 3.6	2.85 to 3.6	2.7 to 3.6	2.85 to 3.6	V

Main Clock Oscillator Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V)$

www.DataSheet4U.com

Resonator	Circuit Example	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal	sonator/ ystal	Oscillation frequency (fx) ^{Note 1}		2.5		10	MHz
resonator		Oscillation stabilization	After reset is released		2 ¹⁶ /fx		s
		time ^{Note 2}	After STOP mode is released	1 ^{Note 4}	Note 3		ms
	///		After IDLE2 mode is released	350 ^{Note 4}	Note 3		μs

- **Notes 1.** The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/JG2 so that the internal operation conditions do not exceed the ratings shown in **AC Characteristics** and **DC Characteristics**.
 - 2. Time required from start of oscillation until the resonator stabilizes.
 - **3.** The value varies depending on the setting of the OSTS register.
 - 4. Time required to set up the flash memory. Secure the setup time using the OSTS register.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Subclock Oscillator Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

www.DataSheet4U.com

Resonator	Circuit Example	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}				10	S

- Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/JG2 so that the internal operation conditions do not exceed the ratings shown in AC Characteristics and DC Characteristics.
 - 2. Time required from when V_{DD} reaches the oscillation voltage range (2.85 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator.
 Particular care is therefore required with the wiring method when the subclock is used.
 - 3. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

PLL Characteristics

(T _A = -40 to +85°C	$, \mathbf{BV}$ dd $\leq \mathbf{V}$ dd $= \mathbf{EV}$ dd $=$	= AVREF0 = AVREF1. VS	ss = EVss = BVss =	$AV_{ss} = 0 V$
(,			

www.DataSheet4U.com

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx	×4 mode	2.5		5	MHz
		×8 mode	2.5		2.5	MHz
Output frequency	fxx	×4 mode	10		20	MHz
		×8 mode	20		20	MHz
Lock time	t PLL	After VDD reaches 2.85 V (MIN.)			800	μs

Internal Oscillator Characteristics


$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output frequency	fR		100	200	400	kHz

Regulator Characteristics

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage	VDD	fxx = 20 MHz (MAX.)	2.85		3.6	V
Output voltage	VRO			2.5		V
Regulator output stabilization time	treg	After V _{DD} reaches 2.85 V (MIN.), Stabilization capacitance C = 4.7 μ F connected to REGC pin			1	ms



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	PDH4, PDH5	H4, PDH5 0.7EVDD EVDD SET, FLMD0 0.8EVDD EVDD to P06, P30 to P37, P42, P50 to P55, to P915 0.8EVDD 5.5 , P39, P40, P41, P90, P91 0.7EVDD 5.5 A0 to PCM3, PCT0, PCT1, PCT4, F6, PDH0 to PDH3, PDL0 to PDL15 0.7BVDD BVDD to P711 0.7AVREF0 AVREF0 , P11 0.7AVREF1 AVREF1 H4, PDH5 EVSS 0.3EVDD SET, FLMD0 EVSS 0.2EVDD to P06, P30 to P37, P42, P50 to P55, to P915 EVSS 0.2EVDD year EVSS 0.3EVDD 3EVDD	٧		
	VIH2	RESET, FLMD0	0.8EV _{DD}		EVDD	V
	Vінз	P02 to P06, P30 to P37, P42, P50 to P55, P92 to P915	0.8EV _{DD}		5.5	V
	VIH4	P38, P39, P40, P41, P90, P91	0.7EV _{DD}		5.5	V
	VIH5	PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	0.7BVDD		BVDD	V
	VIH6	P70 to P711	0.7AVREF0		AV _{REF0}	V
	VIH7	P10, P11	0.7AVREF1		AV _{REF1}	۷
Input voltage, low	ut voltage, low VIL1 PDH4, PD	PDH4, PDH5	EVss		0.3EV _{DD}	V
	VIL2	RESET, FLMD0	EVss		0.2EV _{DD}	V
	VIL3	P02 to P06, P30 to P37, P42, P50 to P55, P92 to P915	EVss		0.2EV _{DD}	V
	VIH4 P38, F VIH5 PCM0 PCT6, VIH6 P70 to VIH7 P10, F VIL1 PDH4 VIL2 RESE VIL3 P02 to P92 to VIL6 VIL6 P70 to VIL7 P10, F VIL2 RESE VIL3 P02 to VIL4 P38, F VIL5 PCM0 PCT6, VIL6 VIL6 P70 to VIL7 P10, F high ILIH VI = V	P38, P39, P40, P41, P90, P91	EVss		0.3EV _{DD}	V
	VIL5	PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	BVss		0.3BVDD	V
	VIL6	P70 to P711	AVss		0.3AVREF0	V
	VIL7	P10, P11	AVss		0.3AV _{REF1}	V
Input leakage current, high	Іцн	$V_{I} = V_{DD} = EV_{DD} = BV_{DD} = AV_{REF0} = AV_{REF1}$			5	μA
Input leakage current, low	Ilil	Vi = 0 V			-5	μA
Output leakage current, high	Ігон	$V_0 = V_{DD} = EV_{DD} = BV_{DD} = AV_{REF0} = AV_{REF1}$			5	μA
Output leakage current, low	Ilol	Vo = 0 V			-5	μA

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}) (1/3)$

www.DataSheet4U.com

DC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}) (2/3)$

www.DataSheet4U.com

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P02 to P06, P30 to P39,	Per pin Іон = –1.0 mA	Total of all pins –20 mA	EV _{DD} -1.0		EVDD	V
		P40 to P42, P50 to P55, P90 to P915, PDH4, PDH5	Per pin Іон = –100 <i>µ</i> А	Total of all pins –6.0 mA	EV _{DD} – 0.5		EVDD	V
	V _{OH2}	PCM0 to PCM3, PCT0,	Per pin Іон = –1.0 mA	Total of all pins –20 mA	BV _{DD} -1.0		BVDD	V
		PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	Per pin Іон = –100 µА	Total of all pins –2.8 mA	BV _{DD} -0.5		BV _{DD}	V
	Vонз	P70 to P711	Per pin Іон = –0.4 mA	Total of all pins -4.8 mA	AVREF0 - 1.0		AV _{REF0}	V
			Per pin Іон = –100 <i>μ</i> А	Total of all pins -1.2 mA	AVREF0 - 0.5		AV _{REF0}	V
	V он4	P10, P11	Per pin Іон = –0.4 mA	Total of all pins –0.8 mA	AV _{REF1} – 1.0		AV _{REF1}	V
			Per pin Іон = –100 <i>μ</i> А	Total of all pins –0.2 mA	AV _{REF1} – 0.5		AV _{REF1}	V
Output voltage, low	Vol1	P02 to P06, P30 to P37, P42, P50 to P55, P92 to P915, PDH4, PDH5	Per pin Io∟ = 1.0 mA	Total of all pins 20 mA	0		0.4	V
	Vol2	P38, P39, P40, P41, P90, P91	Per pin Io∟ = 3.0 mA		0		0.4	V
	Vol3	PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH3, PDL0 to PDL15	Per pin Io∟ = 1.0 mA	Total of all pins 20 mA	0		0.4	V
	Vol4	P10, P11, P70 to P711	Per pin Io∟ = 0.4 mA	Total of all pins 5.6 mA	0		0.4	V
Software pull-down resistor	Rı	P05	$V_{\text{I}} = V_{\text{DD}}$		10	30	100	kΩ

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

2. When the IOH and IOL conditions are not satisfied for a pin but the total value of all pins is satisfied, only that pin does not satisfy the DC characteristics.

Parameter Symbol Conditions MIN. TYP. MAX. Unit Supply current^{Note 1} Note 2 DD1 Normal operation fxx = 20 MHz32 48 mΑ (fx = 5 MHz)Note 3 30 45 mΑ Note 2 HALT mode 17 DD2 fxx = 20 MHz26 mΑ (fx = 5 MHz)Note 3 24 16 mΑ IDLE1 mode fxx = 5 MHz (fx = 5 MHz),**I**DD3 0.8 1.6 mΑ PLL off DD4 IDLE2 mode fxx = 5 MHz (fx = 5 MHz),0.3 0.8 mΑ PLL off fxt = 32.768 kHz, Subclock Note 2 300 600 μA operating mode main clock, Note 3 200 400 internal oscillator μA stopped fxr = 32.768 kHz, DD6 Sub-IDLE mode Note 2 18 100 μA main clock, Note 3 18 80 internal oscillator μA stopped DD7 STOP mode Subclock stopped, internal 6 50 μA oscillator stopped Subclock operating, internal 10 60 μA oscillator stopped μA Subclock stopped, internal 10 60 oscillator operating Flash memory fxx = 20 MHzNote 2 35 54 mΑ programming (fx = 5 MHz)Note 3 33 51 mΑ mode

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V) (3/3)$

www.DataSheet4U.com

Notes 1. Total of VDD, EVDD, and BVDD currents. Current flowing through the output buffers, A/D converter, D/A converter, and on-chip pull-down resistor is not included.

- **2.** μPD70F3718, 70F3719
- **3.** *μ*PD70F3715, 70F3716, 70F3717

Data Retention Characteristics


www.DataSheet4U.com

In STOP mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode (all functions stopped)	1.9		3.6	V
Data retention current	Idddr	STOP mode (all functions stopped)		7	50	μA
Supply voltage rise time	trvd		200			μs
Supply voltage fall time	t FVD		200			μs
Supply voltage retention time	t HVD	After STOP mode setting	0			ms
STOP release signal input time	t DREL	After VDD reaches 2.85 V (MIN.)	0			ms
Data retention input voltage, high	VIHDR	$V_{DD} = EV_{DD} = BV_{DD} = V_{DDDR}$	0.9VDDDR		VDDDR	V
Data retention input voltage, low	VILDR	$V_{DD} = EV_{DD} = BV_{DD} = V_{DDDR}$	0		0.1VDDDR	V


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics

www.DataSheet4U.com


AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




CLKOUT Output Timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V})$

www.DataSheet4U.com

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	31.25 <i>μ</i> s	
High-level width	twкн	<2>		tсүк/2 – 10		ns
Low-level width	twĸ∟	<3>		tсүк/2 – 10		ns
Rise time	tкв	<4>			10	ns
Fall time	tкғ	<5>			10	ns

Clock Timing



Bus Timing

www.DataSheet4U.com

(1) In multiplexed bus mode

(a) Read/write cycle (CLKOUT asynchronous)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF})$

Parameter	Symbol	l	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T - 20		ns
Address hold time (from ASTB \downarrow)	t HSTA	<7>		(0.5 + tанw)T – 15		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t frda	<8>			16	ns
Data input setup time from address	t SAID	<9>			(2 + n + tasw + tahw)T - 35	ns
Data input setup time from $\overline{\mathrm{RD}} \downarrow$	tsrid	<10>			(1 + n)T – 25	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 15		ns
Data input hold time (from \overline{RD}^{\uparrow})	thrdid	<12>		0		ns
Address output time from $\overline{\text{RD}}\uparrow$	t drda	<13>		(1 + i)T – 15		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T – 15		ns
Delay time from \overline{RD} to $ASTB\downarrow$	t DRDST	<15>		(1.5 + i + tasw)T - 15		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 15		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T - 15		ns
Data output time from $\overline{WRm} \downarrow$	towrod	<18>			15	ns
Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<19>		(1 + n)T – 20		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 35	ns
	tsawt2	<22>			(1.5 + n + tasw + taнw)T - 35	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 25	ns
	tsstwt2	<26>			(1 + n + tанw)T – 25	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns


Remarks 1. tasw: Number of address setup wait clocks


tanw: Number of address hold wait clocks

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


Read Cycle (CLKOUT Asynchronous): In Multiplexed Bus Mode

www.DataSheet4U.com





www.DataSheet4U.com



(b) Read/write cycle (CLKOUT synchronous): In multiplexed bus mode

www.DataSheet4U.com


$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \leq \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = \text{AV}_{\text{REF1}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

•		,		, ,			
Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit	
Delay time from CLKOUT↑ to address	t dka	<29>		0	25	ns	
Delay time from CLKOUT↑ to address float	tfka	<30>		0	19	ns	
Delay time from CLKOUT \downarrow to ASTB	t DKST	<31>		-12	7	ns	
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-5	14	ns	
Data input setup time (to CLKOUT \uparrow)	t sidk	<33>		15		ns	
Data input hold time (from CLKOUT \uparrow)	tнкıd	<34>		5		ns	
Data output delay time from CLKOUT↑	tокор	<35>			19	ns	
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		20		ns	
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	tнкwт	<37>		5		ns	

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous): In Multiplexed Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplexed Bus Mode

www.DataSheet4U.com



(2) In separate bus mode

www.DataSheet4U.com

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Syml	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<38>		(0.5 + tasw)T – 23		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT + 1		ns
RD low-level width	twrdl	<40>		(1.5 + n + tahw)T - 10		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisp	<41>		23		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 40	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>			(0.5 + tанw)T – 25	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 25	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	tHRDWT2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + taнw)T – 45	ns
	tsawt2	<49>			(1 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<50>		(1 + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF})$

Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks


2. T = 1/fcpu (fcpu: CPU operating clock frequency)

3. n: Number of wait clocks inserted in the bus cycle

- The sampling timing changes when a programmable wait is inserted
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode

www.DataSheet4U.com



(b) Write cycle (CLKOUT asynchronous): In separate bus mode

www.DataSheet4U.com

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{WRm}\downarrow$)	t SAWR	<52>		(1 + tasw + tahw)T – 23		ns
Address hold time (from $\overline{\text{WRm}}^\uparrow$)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Data output time from $\overline{WRm} \downarrow$	toosow	<55>		-5		ns
Data setup time (to \overline{WRm})	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<57>		0.5T – 10		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + tahw)T - 25		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwr1	<59>		22		ns
	tswRWT2	<60>			nT – 22	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwr1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + taнw)T – 45	ns
	tsawt2	<64>			(1 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<65>		(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns


$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ } \text{BV}\text{DD} \leq \text{V}\text{DD} = \text{EV}\text{DD} = \text{AV}\text{REF0} = \text{AV}\text{REF1}, \text{ } \text{Vss} = \text{EV}\text{ss} = \text{BV}\text{ss} = \text{AV}\text{ss} = 0 \text{ } \text{V}, \text{ } \text{CL} = 50 \text{ } \text{pF}\text{)}$

Remarks 1. m = 0, 1

- 2. tASW: Number of address setup wait clocks tAHW: Number of address hold wait clocks
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- 4. n: Number of wait clocks inserted in the bus cycle
 - The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode

www.DataSheet4U.com



(c) Read cycle (CLKOUT synchronous): In separate bus mode


www.DataSheet4U.com

1 ,			•	; 1 ;			
Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit	
Delay time from CLKOUT↑ to address	t dksa	<67>		2	25	ns	
Data input setup time (to CLKOUT \uparrow)	t sisdk	<68>		20		ns	
Data input hold time (from CLKOUT↑)	t hkisd	<69>		0		ns	
Delay time from CLKOUT $\downarrow\uparrow$ to $\overline{\mathrm{RD}}$	t dksr	<70>		-2	12	ns	
WAIT setup time (to CLKOUT↑)	tswтк	<71>		20		ns	
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns	

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ } \text{BV}\text{DD} \leq \text{V}\text{DD} = \text{EV}\text{DD} = \text{AV}\text{REF0} = \text{AV}\text{REF1}, \text{ } \text{Vss} = \text{EV}\text{ss} = \text{BV}\text{ss} = \text{AV}\text{ss} = 0 \text{ } \text{V}, \text{ } \text{CL} = 50 \text{ } \text{pF}\text{)}$

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode



(d) Write cycle (CLKOUT synchronous): In separate bus mode

www.DataSheet4U.com


Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit					
Delay time from CLKOUT↑ to address	t dksa	<73>		2	25	ns					
Delay time from CLKOUT↑ to data output	t okso	<74>		2	15	ns					
Delay time from CLKOUT $\uparrow \downarrow$ to WRm	t DKSW	<75>		-2	12	ns					
WAIT setup time (to CLKOUT↑)	tswтк	<76>		20		ns					
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns					

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ CL} = 50 \text{ pF})$

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Synchronous): In Separate Bus Mode



(3) Bus hold

www.DataSheet4U.com

(a) CLKOUT asynchronous


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	tdhac	<80>		-3		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 25	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<82>		0.5T	1.5T + 25	ns

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

- 2. n: Number of wait clocks inserted in the bus cycle
 - The sampling timing changes when a programmable wait is inserted.
- 3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous


www.DataSheet4U.com

Parameter	Symbol		Conditions	MIN.	MAX.	Unit		
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT \downarrow)	tsнак	<83>		20		ns		
\overline{HLDRQ} hold time (from CLKOUT \downarrow)	tнкна	<84>		5		ns		
Delay time from CLKOUT↑ to bus float	t dkf	<85>			19	ns		
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			19	ns		

 $⁽T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ } \text{BV}\text{DD} \leq \text{V}\text{DD} = \text{EV}\text{DD} = \text{AV}\text{REF0} = \text{AV}\text{REF1}, \text{ } \text{V}\text{ss} = \text{EV}\text{ss} = \text{BV}\text{ss} = \text{AV}\text{ss} = 0 \text{ } \text{V}, \text{ } \text{CL} = 50 \text{ } \text{pF})$

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)




Power On/Power Off/Reset Timing

(T_A = -40 to +85°C, Vss = AVss = BVss = EVss = 0 V, C_L = 50 pF)

www.DataSheet4U.com

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
$EV_{DD} \uparrow \to V_{DD} \uparrow$	tREL	<87>		0		ns
$EV_{DD}^{\uparrow}\toBV_{DD}^{\uparrow}$	t REB	<88>		0	tREL	ns
$EV_{DD}^{\uparrow} \to AV_{REF0}, AV_{REF1}^{\uparrow}$	t REA	<89>		0	tREL	ns
$EV_{DD} \uparrow \to \overline{RESET} \uparrow$	trer	<90>		500 + treg ^{Note}		ns
RESET low-level width	twrsl	<91>	Analog noise elimination (during flash erase/writing)	500		ns
			Analog noise elimination	500		ns
$\overline{RESET} \!$	tFRE	<92>		500		ns
$V_{\text{DD}} {\downarrow} \rightarrow \text{EV}_{\text{DD}} {\downarrow}$	trel	<93>		0		ns
$BV_{DD} {\downarrow} \to EV_{DD} {\downarrow}$	tFEB	<94>		0	t FEL	ns
$AV_{REF0} \!$	tfea	<95>		0	trel	ns

Note Depends on the on-chip regulator characteristics.



Interrupt, FLMD0 Pin Timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \leq V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_{L} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	twnih	Analog noise elimination	500		ns
NMI low-level width	twnil	Analog noise elimination	500		ns
INTPn high-level width	twith	n = 0 to 7 (Analog noise elimination)	500		ns
		n = 3 (Digital noise elimination)	3Тѕмр + 20		ns
INTPn low-level width	twi⊤∟	n = 0 to 7 (Analog noise elimination)	500		ns
		n = 3 (Digital noise elimination)	3T _{SMP} + 20		ns
FLMD0 high-level width	twмdн		500		ns
FLMD0 low-level width	twmdl		500		ns



Key Return Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \leq \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})^{\text{WWW.DataSheet4U.com}}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
KRn high-level width	twĸĸн	Analog noise elimination	500		ns
KRn low-level width	t wkrl	Analog noise elimination	500		ns

Remark n = 0 to 7

Timer Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TI high-level width	tтıн	TIP00, TIP01, TIP10, TIP11, TIP20, TIP21,	2T + 20		ns
TI low-level width	t⊤ı∟	TIP30, TIP31, TIP40, TIP41, TIP50, TIP51, TIQ00 to TIQ03	2T + 20		ns

Remark T = 1/fxx

UART Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 cycle time				10	MHz

CSIB Timing

www.DataSheet4U.com

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sy	mbol	Conditions	MIN.	MAX.	Unit
SCKBn cycle time	tkcy1	<96>		125		ns
SCKBn high-/low-level width	tкнı, tк∟ı	<97>		tксү1/2−5		ns
SIBn setup time (to SCKBn↑)	tsik1	<98>		30		ns
SIBn hold time (from SCKBn↑)	tksi1	<99>		30		ns
Delay time from $\overline{\text{SCKBn}}\downarrow$ to SOBn output	tkso1	<100>			30	ns


Remark n = 0 to 4

(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Syı	mbol	Conditions	MIN.	MAX.	Unit
SCKBn cycle time	tkCY2	<96>		125		ns
SCKBn high-/low-level width	tкн2,	<97>		57.5		ns
	tĸl2					
SIBn setup time (to SCKBn↑)	tsik2	<98>		30		ns
SIBn hold time (from SCKBn↑)	tksi2	<99>		30		ns
Delay time from $\overline{\text{SCKBn}}\downarrow$ to SOBn output	tĸso2	<100>			30	ns

Remark n = 0 to 4



I²C Bus Mode

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \leq V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_{L} = 50 \text{ pF})^{\text{WWW.DataSheet4U.com}}$

Pa	arameter	Syr	nbol	Norm	al Mode	High-Spe	High-Speed Mode	
				MIN.	MAX.	MIN.	MAX.	
SCL0n clock frequency		fclк		0	100	0	400	kHz
Bus free time (Between start a	nd stop conditions)	t BUF	<101>	4.7	_	1.3	_	μs
Hold time ^{Note 1}		thd: STA	<102>	4.0	_	0.6	_	μs
SCL0n clock low	v-level width	tLOW	<103>	4.7	-	1.3	-	μs
SCL0n clock hig	h-level width	tніgн	<104>	4.0	-	0.6	_	μs
Setup time for start/restart conditions		tsu: sta	<105>	4.7	_	0.6	_	μs
Data hold time	CBUS compatible master	thd: dat	<106>	5.0	-	-	_	μs
	l ² C mode			0 ^{Note 2}	_	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time		tsu: dat	<107>	250	-	100 ^{Note 4}	_	ns
SDA0n and SCL	.0n signal rise time	tĸ	<108>	_	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0n and SCL	.0n signal fall time	t⊧	<109>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition s	etup time	tsu: sto	<110>	4.0	-	0.6	-	μs
Pulse width of sp input filter	pike suppressed by	ts₽	<111>	_	-	0	50	ns
Capacitance loa	d of each bus line	Cb		_	400	_	400	pF


Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0n signal (at VIHmin. of SCL0n signal) in order to occupy the undefined area at the falling edge of SCL0n.
- **3.** If the system does not extend the SCL0n signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0n signal's low state hold time: tsu:DAT $\geq 250~ns$
 - If the system extends the SCL0n signal's low state hold time: Transmit the following data bit to the SDA0n line prior to the SCL0n line release (t_{Rmax.} + t_{SU:DAT} = 1,000 + 250 = 1,250 ns: Normal mode l²C bus specification).
- **5.** Cb: Total capacitance of one bus line (unit: pF)

Remark n = 0 to 2

I²C Bus Mode

www.DataSheet4U.com



A/D Converter

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \le \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, 3.0 \text{ V} \le \text{AV}_{REF0} \le 3.6 \text{ V}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error ^{Note}		$3.0 \leq AV_{REF0} \leq 3.6 \text{ V}$			±0.6	%FSR
Conversion time	t CONV		2.6		24	μs
Zero scale error					±0.5	%FSR
Full scale error					±0.5	%FSR
Non-linearity error					±4.0	LSB
Differential linearity error					±4.0	LSB
Analog input voltage	VIAN		AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}		3.0		3.6	V
AVREF0 current	AIREFO	Normal conversion mode		3	6.5	mA
		High-speed conversion mode		4	10	mA
		When A/D converter unused			5	μA

Note Excluding quantization error (±0.05 %FSR).

- Caution Do not set (read/write) alternate-function ports during A/D conversion; otherwise the conversion resolution may be degraded.
- Remark LSB: Least Significant Bit FSR: Full Scale Range

D/A Converter

(TA = -40 to +85°C, $BVDD \le VDD = EVDD = AVREF0 = AVREF1$, 3.0 V $\le AVREF1 \le 3.6$ V, Vss = EVss = BVss = AVss = 0 V, $CL^{UCOM} = 50$ pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error ^{Note 1}		$R = 2 M\Omega$			±1.2	%FSR
Settling time		C = 20 pF			3	μs
Output resistor	Ro	Output data 55H		3.5		kΩ
Reference voltage	AV _{REF1}		3.0		3.6	V
AVREF1 currentNote 2	AIREF1	D/A conversion operating		1	2.5	mA
		D/A conversion stopped			5	μA

Notes 1. Excluding quantization error (±0.5 LSB).

2. Value of 1 channel of D/A converter


Remark R is the output pin load resistance and C is the output pin load capacitance.

LVI Circuit Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		2.85	3.0	3.15	V
Response time ^{Note}	tld	After V_DD reaches V_LVI0/V_LVI1 (MAX.), or after V_DD has dropped to V_LVI0/V_LVI1 (MIN.)		0.2	2.0	ms
Minimum pulse width	t∟w		0.2			ms
Reference voltage stabilization wait time	tlwait	After V _{DD} reaches 2.85 V (MIN.)		0.1	0.2	ms

Note Time required to detect the detection voltage and output an interrupt or reset signal.




RAM Retention Detection

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, BV_{DD} \le V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

www.DataSheet4U.com

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VRAMH		1.9	2.0	2.1	V
Supply voltage rise time	t RAMHTH	V _{DD} = 0 to 2.85 V	0.002			ms
Response time ^{Note}	t RAMHD	After VDD reaches 2.1 V		0.2	2.0	ms
Minimum pulse width	tramhw		0.2			ms

Note Time required to detect the detection voltage and set the RAMS.RAMF bit.



Flash Memory Programming Characteristics

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{BV}_{DD} \leq \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})^{\text{WWW.DataSheet4U.com}}$

(1) Basic characteristics


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fcpu		2.5		20	MHz
Supply voltage	VDD		2.85		3.6	V
Number of rewrites	CWRT				100	times
Programming temperature	t PRG		-40		+85	°C

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
FLMD0, FLMD1 setup time	t MDSET		2		3000	ms
FLMD0 count start time from RESET↑	t RFCF	fx = 2.5 to 10 MHz	17855/fx +			s
			α			
FLMD0 counter high-level width/ low-level width	tсн/tc∟		10	100		μs
FLMD0 counter rise time/fall time	tr/tr				50	ns

Remark α = oscillation stabilization time

Flash write mode setup timing



(3) Programming characteristics


Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Block erase time		fxx = 20 MHz	Note 1		304		ms
			Note 2		1405		ms
			Note 3		3057		ms
Write time per 256 bytes		fxx = 20 MHz			8.1		ms
Block internal verify time		fxx = 20 MHz	Note 1		20		ms
			Note 2		141		ms
			Note 3		322		ms
Block blank check time		fxx = 20 MHz	Note 1		9.2		ms
			Note 2		64		ms
			Note 3		147		ms
Flash memory information setting time		fxx = 20 MHz			1.0		ms

Notes 1. Block size = 4 KB

- 2. Block size = 28 KB
- 3. Block size = 64 KB
- Caution When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase) Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

100-PIN PLASTIC QFP (14x20)




NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
А	23.2±0.2
В	20.0±0.2
С	14.0±0.2
D	17.2±0.2
F	0.825
G	0.575
н	$0.32\substack{+0.08\\-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.17\substack{+0.06 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.125±0.075
R	3°+7° -3°
S	3.0 MAX.
	S100GF-65-JBT-2

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)

www.DataSheet4U.com



detail of lead end



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	16.00±0.20
В	14.00 ± 0.20
С	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
н	$0.22\substack{+0.05 \\ -0.04}$
I	0.08
J	0.50 (T.P.)
К	1.00±0.20
L	0.50±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.08
Р	1.40±0.05
Q	0.10±0.05
R	3° ^{+7°} -3°
S	1.60 MAX.
S100	GC-50-8EU, 8EA-2

APPENDIX A REGISTER INDEX

Symbol	Name	Unit	Page
ADA0CR0	A/D conversion result register 0	ADC	438
ADA0CR0H	A/D conversion result register 0H	ADC	438
ADA0CR1	A/D conversion result register 1	ADC	438
ADA0CR1H	A/D conversion result register 1H	ADC	438
ADA0CR2	A/D conversion result register 2	ADC	438
ADA0CR2H	A/D conversion result register 2H	ADC	438
ADA0CR3	A/D conversion result register 3	ADC	438
ADA0CR3H	A/D conversion result register 3H	ADC	438
ADA0CR4	A/D conversion result register 4	ADC	438
ADA0CR4H	A/D conversion result register 4H	ADC	438
ADA0CR5	A/D conversion result register 5	ADC	438
ADA0CR5H	A/D conversion result register 5H	ADC	438
ADA0CR6	A/D conversion result register 6	ADC	438
ADA0CR6H	A/D conversion result register 6H	ADC	438
ADA0CR7	A/D conversion result register 7	ADC	438
ADA0CR7H	A/D conversion result register 7H	ADC	438
ADA0CR8	A/D conversion result register 8	ADC	438
ADA0CR8H	A/D conversion result register 8H	ADC	438
ADA0CR9	A/D conversion result register 9	ADC	438
ADA0CR9H	A/D conversion result register 9H	ADC	438
ADA0CR10	A/D conversion result register 10	ADC	438
ADA0CR10H	A/D conversion result register 10H	ADC	438
ADA0CR11	A/D conversion result register 11	ADC	438
ADA0CR11H	A/D conversion result register 11H	ADC	438
ADA0M0	A/D converter mode register 0	ADC	431
ADA0M1	A/D converter mode register 1	ADC	433
ADA0M2	A/D converter mode register 2	ADC	436
ADA0PFM	Power fail compare mode register	ADC	440
ADA0PFT	Power fail compare threshold value register	ADC	441
ADA0S	Analog input channel specification register	ADC	437
ADIC	Interrupt control register	INTC	653
AWC	Address wait control register	BCU	186
BCC	Bus cycle control register	BCU	187
BSC	Bus size configuration register	BCU	175
CB0CTL0	CSIB0 control register 0	CSIB	509
CB0CTL1	CSIB0 control register 1	CSIB	512
CB0CTL2	CSIB0 control register 2	CSIB	513
CB0RIC	Interrupt control register	INTC	652
CB0RX	CSIB0 receive data register	CSIB	508
CB0RXL	CSIB0 receive data register L	CSIB	508
CB0STR	CSIB0 status register	CSIB	515
CB0TIC	Interrupt control register	INTC	652

			(2/10
Symbol	Name	Unit	Page
CB0TX	CSIB0 transmit data register	CSI	508
CB0TXL	CSIB0 transmit data register L	CSI	508
CB1CTL0	CSIB1 control register 0	CSI	509
CB1CTL1	CSIB1 control register 1	CSI	512
CB1CTL2	CSIB1 control register 2	CSI	513
CB1RIC	Interrupt control register	INTC	652
CB1RX	CSIB1 receive data register	CSI	508
CB1RXL	CSIB1 receive data register L	CSI	508
CB1STR	CSIB1 status register	CSI	515
CB1TIC	Interrupt control register	INTC	652
CB1TX	CSIB1 transmit data register	CSI	508
CB1TXL	CSIB1 transmit data register L	CSI	508
CB2CTL0	CSIB2 control register 0	CSI	509
CB2CTL1	CSIB2 control register 1	CSI	512
CB2CTL2	CSIB2 control register 2	CSI	513
CB2RIC	Interrupt control register	INTC	652
CB2RX	CSIB2 receive data register	CSI	508
CB2RXL	CSIB2 receive data register L	CSI	508
CB2STR	CSIB2 status register	CSI	515
CB2TIC	Interrupt control register	INTC	652
CB2TX	CSIB2 transmit data register	CSI	508
CB2TXL	CSIB2 transmit data register L	CSI	508
CB3CTL0	CSIB3 control register 0	CSI	509
CB3CTL1	CSIB3 control register 1	CSI	512
CB3CTL2	CSIB3 control register 2	CSI	513
CB3RIC	Interrupt control register	INTC	652
CB3RX	CSIB3 receive data register	CSI	508
CB3RXL	CSIB3 receive data register L	CSI	508
CB3STR	CSIB3 status register	CSI	515
CB3TIC	Interrupt control register	INTC	652
CB3TX	CSIB3 transmit data register	CSI	508
CB3TXL	CSIB3 transmit data register L	CSI	508
CB4CTL0	CSIB4 control register 0	CSI	509
CB4CTL1	CSIB4 control register 1	CSI	512
CB4CTL2	CSIB4 control register 2	CSI	513
CB4RIC	Interrupt control register	INTC	653
CB4RX	CSIB4 receive data register	CSI	508
CB4RXL	CSIB4 receive data register L	CSI	508
CB4STR	CSIB4 status register	CSI	515
CB4TIC	Interrupt control register	INTC	653
CB4TX	CSIB4 transmit data register	CSI	508
CB4TXL	CSIB4 transmit data register L	CSI	508
CCLS	CPU operation clock status register	CG	204
СКС	Clock control register	CG	207
CLM	Clock monitor mode register	CLM	705
		1	

Symbol	Name	Unit	w.DataShee Page
СТВР	CALLT base pointer	CPU	53
CTPC	CALLT execution status saving register	CPU	52
CTPSW	CALLT execution status saving register	CPU	52
DA0CS0	D/A conversion value setting register 0	DAC	465
DA0CS1	D/A conversion value setting register 1	DAC	465
DA0M	D/A converter mode register	DAC	464
DADC0	DMA addressing control register 0	DMAC	617
DADC1	DMA addressing control register 1	DMAC	617
DADC2	DMA addressing control register 2	DMAC	617
DADC3	DMA addressing control register 3	DMAC	617
DBC0	DMA byte count register 0	DMAC	616
DBC1	DMA byte count register 1	DMAC	616
DBC2	DMA byte count register 2	DMAC	616
DBC3	DMA byte count register 3	DMAC	616
DBPC	Exception/debug trap status saving register	CPU	53
DBPSW	Exception/debug trap status saving register	CPU	53
DCHC0	DMA channel control register 0	DMAC	618
DCHC1	DMA channel control register 1	DMAC	618
DCHC2	DMA channel control register 2	DMAC	618
DCHC3	DMA channel control register 3	DMAC	618
DDA0H	DMA destination address register 0H	DMAC	615
DDA0L	DMA destination address register 0L	DMAC	615
DDA1H	DMA destination address register 1H	DMAC	615
DDA1L	DMA destination address register 1L	DMAC	615
DDA2H	DMA destination address register 2H	DMAC	615
DDA2L	DMA destination address register 2L	DMAC	615
DDA3H	DMA destination address register 3H	DMAC	615
DDA3L	DMA destination address register 3L	DMAC	615
DMAIC0	Interrupt control register	INTC	653
DMAIC1	Interrupt control register	INTC	653
DMAIC2	Interrupt control register	INTC	653
DMAIC3	Interrupt control register	INTC	653
DSA0H	DMA source address register 0H	DMAC	614
DSA0L	DMA source address register 0L	DMAC	614
DSA1H	DMA source address register 1H	DMAC	614
DSA1L	DMA source address register 1L	DMAC	614
DSA2H	DMA source address register 2H	DMAC	614
DSA2L	DMA source address register 2L	DMAC	614
DSA3H	DMA source address register 3H	DMAC	614
DSA3L	DMA source address register 3L	DMAC	614
DTFR0	DMA trigger factor register 0	DMAC	619
DTFR1	DMA trigger factor register 1	DMAC	619
DTFR2	DMA trigger factor register 2	DMAC	619
DTFR3	DMA trigger factor register 3	DMAC	619
DWC0	Data wait control register 0	BCU	183

			(4/10
Symbol	Name	Unit	Page
CR	Interrupt source register	CPU	50
IPC	Interrupt status saving register	CPU	49
IPSW	Interrupt status saving register	CPU	49
XIMC	External bus interface mode control register	BCU	174
EPC	NMI status saving register	CPU	50
EPSW	NMI status saving register	CPU	50
C0	IIC shift register 0	l ² C	557
C1	IIC shift register 1	l ² C	557
C2	IIC shift register 2	l ² C	557
CC0	IIC control register 0	l ² C	543
CC1	IIC control register 1	I ² C	543
CC2	IIC control register 2	I ² C	543
CCL0	IIC clock select register 0	I ² C	553
CCL1	IIC clock select register 1	I ² C	553
CCL2	IIC clock select register 2	I ² C	553
CF0	IIC flag register 0	I ² C	551
CF1	IIC flag register 1	I ² C	551
CF2	IIC flag register 2	I ² C	551
CICO	Interrupt control register	INTC	653
CIC1	Interrupt control register	INTC	652
CIC2	Interrupt control register	INTC	653
CS0	IIC status register 0	I ² C	548
CS1	IIC status register 1	I ² C	548
CS2	IIC status register 2	I ² C	548
CX0	IIC function expansion register 0	I ² C	554
CX1	IIC function expansion register 1	I ² C	554
CX2	IIC function expansion register 2	I ² C	554
/IR0	Interrupt mask register 0	INTC	653
/IR0H	Interrupt mask register 0H	INTC	653
/R0L	Interrupt mask register 0L	INTC	653
/IR1	Interrupt mask register 1	INTC	653
/R1H	Interrupt mask register 1H	INTC	653
/R1L	Interrupt mask register 1L	INTC	653
/IR2	Interrupt mask register 2	INTC	653
MR2H	Interrupt mask register 2H	INTC	653
/IR2L	Interrupt mask register 2L	INTC	653
/IR3	Interrupt mask register 3	INTC	653
/R3H	Interrupt mask register 3H	INTC	653
/IR3L	Interrupt mask register 3L	INTC	653
NTF0	External interrupt falling edge specification register 0	INTC	665
NTF3	External interrupt falling edge specification register 3	INTC	666
NTF9H	External interrupt falling edge specification register 9H	INTC	667
NTR0	External interrupt rising edge specification register 0	INTC	665
NTR3	External interrupt rising edge specification register 3	INTC	666
NTR9H	External interrupt rising edge specification register 9H	INTC	667

		~~~~	(5/10
Symbol	Name	Unit	Page
ISPR	In-service priority register	INTC	655
KRIC	Interrupt control register	INTC	653
KRM	Key return mode register	KR	672
LOCKR	Lock register	CG	208
LVIIC	Interrupt control register	INTC	652
LVIM	Low voltage detection register	LVI	710
LVIS	Low voltage detection level select register	LVI	711
NFC	Noise elimination control register	INTC	668
OCDM	On-chip debug mode register	Debug	746
OCKS0	IIC division clock select register 0	l ² C	557
OCKS1	IIC division clock select register 1	I ² C	557
OSTS	Oscillation stabilization time select register	Standby	677
P0	Port 0 register	Port	93
P1	Port 1 register	Port	96
P3	Port 3 register	Port	98
P3H	Port 3 register H	Port	98
P3L	Port 3 register L	Port	98
P4	Port 4 register	Port	103
P5	Port 5 register	Port	105
P7H	Port 7 register H	Port	110
P7L	Port 7 register L	Port	110
P9	Port 9 register	Port	112
P9H	Port 9 register H	Port	112
P9L	Port 9 register L	Port	112
PC	Program counter	CPU	47
PCC	Processor clock control register	CG	200
PCM	Port CM register	Port	119
PCT	Port CT register	Port	121
PDH	Port DH register	Port	123
PDL	Port DL register	Port	126
PDLH	Port DL register H	Port	126
PDLL	Port DL register L	Port	126
PEMU1	Peripheral emulation register 1	CPU	715
PF0	Port 0 function register	Port	95
PF3	Port 3 function register	Port	102
PF3H	Port 3 function register H	Port	102
PF3L	Port 3 function register L	Port	102
PF4	Port 4 function register	Port	104
PF5	Port 5 function register	Port	108
PF9	Port 9 function register	Port	118
PF9H	Port 9 function register H	Port	118
PF9L	Port 9 function register L	Port	118
PFC0	Port 0 function control register	Port	95
PFC3	Port 3 function control register	Port	100
PFC3H	Port 3 function control register H	Port	100

			(6/10
Symbol	Name	Unit	Page
PFC3L	Port 3 function control register L	Port	100
PFC4	Port 4 function control register	Port	104
PFC5	Port 5 function control register	Port	107
PFC9	Port 9 function control register	Port	115
PFC9H	Port 9 function control register H	Port	115
PFC9L	Port 9 function control register L	Port	115
PFCE3L	Port 3 function control extension register L	Port	100
PFCE5	Port 5 function control extension register	Port	107
PFCE9	Port 9 function control extension register	Port	115
FCE9H	Port 9 function control extension register H	Port	115
PFCE9L	Port 9 function control extension register L	Port	115
PIC0	Interrupt control register	INTC	652
PIC1	Interrupt control register	INTC	652
PIC2	Interrupt control register	INTC	652
PIC3	Interrupt control register	INTC	652
PIC4	Interrupt control register	INTC	652
PIC5	Interrupt control register	INTC	652
PIC6	Interrupt control register	INTC	652
PIC7	Interrupt control register	INTC	652
PLLCTL	PLL control register	CG	206
YLLS	PLL lockup time specification register	CG	209
MO	Port 0 mode register	Port	94
M1	Port 1 mode register	Port	96
M3	Port 3 mode register	Port	98
МЗН	Port 3 mode register H	Port	98
M3L	Port 3 mode register L	Port	98
M4	Port 4 mode register	Port	103
°M5	Port 5 mode register	Port	106
M7H	Port 7 mode register H	Port	110
M7L	Port 7 mode register L	Port	110
PM9	Port 9 mode register	Port	112
M9H	Port 9 mode register H	Port	112
PM9L	Port 9 mode register L	Port	112
РМСО	Port 0 mode control register	Port	94
PMC3	Port 3 mode control register	Port	99
мсзн	Port 3 mode control register H	Port	99
PMC3L	Port 3 mode control register L	Port	99
PMC4	Port 4 mode control register	Port	104
MC5	Port 5 mode control register	Port	106
PMC9	Port 9 mode control register	Port	113
РМС9Н	Port 9 mode control register H	Port	113
PMC9L	Port 9 mode control register L	Port	113
РМССМ	Port CM mode control register	Port	120
РМССТ	Port CT mode control register	Port	122
PMCDH	Port DH mode control register	Port	124

Symbol	Name	Unit	w.Datashee Page
PMCDL	Port DL mode control register	Port	127
PMCDLH	Port DL mode control register H	Port	127
PMCDLL	Port DL mode control register L	Port	127
PMCM	Port CM mode register	Port	119
PMCT	Port CT mode register	Port	121
PMDH	Port DH mode register	Port	123
PMDL	Port DL mode register	Port	126
PMDLH	Port DL mode register H	Port	126
PMDLL	Port DL mode register L	Port	126
PRCMD	Command register	CPU	81
PRSCM0	Prescaler compare register 0	WT	409
PRSCM1	Prescaler compare register 1	BRG	533
PRSCM2	Prescaler compare register 2	BRG	533
PRSCM3	Prescaler compare register 3	BRG	533
PRSM0	Prescaler mode register 0	WT	408
PRSM1	Prescaler mode register 1	BRG	532
PRSM2	Prescaler mode register 2	BRG	532
PRSM3	Prescaler mode register 3	BRG	532
PSC	Power save control register	CG	675
PSMR	Power save mode register	CG	676
PSW	Program status word	CPU	51
r0 to r31	General-purpose registers	CPU	47
RAMS	Internal RAM data status register	CG	711
RCM	Internal oscillation mode register	CG	204
RESF	Reset source flag register	Reset	694
RTBH0	Real-time output buffer register 0H	RTP	422
RTBL0	Real-time output buffer register 0L	RTP	422
RTPC0	Real-time output port control register 0	RTP	424
RTPM0	Real-time output port mode register 0	RTP	423
SELCNT0	Selector operation control register 0	Timer	296
SVA0	Slave address register 0	I ² C	558
SVA1	Slave address register 1	I ² C	558
SVA2	Slave address register 2	I ² C	558
SYS	System status register	CPU	82
TM0CMP0	TMM0 compare register 0	Timer	398
TM0CTL0	TMM0 control register 0	Timer	399
TM0EQIC0	Interrupt control register	INTC	652
TP0CCIC0	Interrupt control register	INTC	652
TP0CCIC1	Interrupt control register	INTC	652
TP0CCR0	TMP0 capture/compare register 0	Timer	220
TP0CCR1	TMP0 capture/compare register 1	Timer	222
TPOCNT	TMP0 counter read buffer register	Timer	224
TP0CTL0	TMP0 control register 0	Timer	214
TP0CTL1	TMP0 control register 1	Timer	214
TP0IOC0	TMP0 I/O control register 0	Timer	216

			(8/10
Symbol	Name	Unit	Page
P0IOC1	TMP0 I/O control register 1	Timer	217
P0IOC2	TMP0 I/O control register 2	Timer	218
FP0OPT0	TMP0 option register 0	Timer	219
<b>FPOOVIC</b>	Interrupt control register	INTC	652
P1CCIC0	Interrupt control register	INTC	652
P1CCIC1	Interrupt control register	INTC	652
P1CCR0	TMP1 capture/compare register 0	Timer	220
FP1CCR1	TMP1 capture/compare register 1	Timer	222
P1CNT	TMP1 counter read buffer register	Timer	224
P1CTL0	TMP1 control register 0	Timer	214
TP1CTL1	TMP1 control register 1	Timer	214
P1IOC0	TMP1 I/O control register 0	Timer	216
P1IOC1	TMP1 I/O control register 1	Timer	217
TP1IOC2	TMP1 I/O control register 2	Timer	218
TP1OPT0	TMP1 option register 0	Timer	219
P10VIC	Interrupt control register	INTC	652
P2CCIC0	Interrupt control register	INTC	652
P2CCIC1	Interrupt control register	INTC	652
P2CCR0	TMP2 capture/compare register 0	Timer	220
P2CCR1	TMP2 capture/compare register 1	Timer	222
P2CNT	TMP2 counter read buffer register	Timer	224
P2CTL0	TMP2 control register 0	Timer	214
P2CTL1	TMP2 control register 1	Timer	214
P2IOC0	TMP2 I/O control register 0	Timer	216
P2IOC1	TMP2 I/O control register 1	Timer	217
P2IOC2	TMP2 I/O control register 2	Timer	218
P2OPT0	TMP2 option register 0	Timer	219
P2OVIC	Interrupt control register	INTC	652
P3CCIC0	Interrupt control register	INTC	652
P3CCIC1	Interrupt control register	INTC	652
P3CCR0	TMP3 capture/compare register 0	Timer	220
P3CCR1	TMP3 capture/compare register 1	Timer	222
P3CNT	TMP3 counter read buffer register	Timer	224
P3CTL0	TMP3 control register 0	Timer	214
P3CTL1	TMP3 control register 1	Timer	214
P3IOC0	TMP3 I/O control register 0	Timer	216
P3IOC1	TMP3 I/O control register 1	Timer	217
P3IOC2	TMP3 I/O control register 2	Timer	218
P3OPT0	TMP3 option register 0	Timer	219
P3OVIC	Interrupt control register	INTC	652
P4CCIC0	Interrupt control register	INTC	652
P4CCIC1	Interrupt control register	INTC	652
TP4CCR0	TMP4 capture/compare register 0	Timer	220
TP4CCR1	TMP4 capture/compare register 1	Timer	222
P4CNT	TMP4 counter read buffer register	Timer	224

Symbol	Name	Unit	W.Datashee Page
TP4CTL0	TMP4 control register 0	Timer	214
TP4CTL0	TMP4 control register 1	Timer	214
TP40101	TMP4 I/O control register 0	Timer	214
			-
TP4IOC1	TMP4 I/O control register 1	Timer	217
TP4IOC2	TMP4 I/O control register 2		218
	TMP4 option register 0	Timer	219
TP4OVIC	Interrupt control register	INTC	652
TP5CCIC0	Interrupt control register	INTC	652
TP5CCIC1	Interrupt control register	INTC	652
TP5CCR0	TMP5 capture/compare register 0	Timer	220
TP5CCR1	TMP5 capture/compare register 1	Timer	222
TP5CNT	TMP5 counter read buffer register	Timer	224
TP5CTL0	TMP5 control register 0	Timer	214
TP5CTL1	TMP5 control register 1	Timer	214
TP5IOC0	TMP5 I/O control register 0	Timer	216
TP5IOC1	TMP5 I/O control register 1	Timer	217
TP5IOC2	TMP5 I/O control register 2	Timer	218
TP5OPT0	TMP5 option register 0	Timer	219
TP5OVIC	Interrupt control register	INTC	652
TQ0CCIC0	Interrupt control register	INTC	652
TQ0CCIC1	Interrupt control register	INTC	652
TQ0CCIC2	Interrupt control register	INTC	652
TQ0CCIC3	Interrupt control register	INTC	652
TQ0CCR0	TMQ0 capture/compare register 0	Timer	308
TQ0CCR1	TMQ0 capture/compare register 1	Timer	310
TQ0CCR2	TMQ0 capture/compare register 2	Timer	312
TQ0CCR3	TMQ0 capture/compare register 3	Timer	314
TQ0CNT	TMQ0 counter read buffer register	Timer	316
TQ0CTL0	TMQ0 control register 0	Timer	302
TQ0CTL1	TMQ0 control register 1	Timer	303
TQ0IOC0	TMQ0 I/O control register 0	Timer	304
TQ0IOC1	TMQ0 I/O control register 1	Timer	305
TQ0IOC2	TMQ0 I/O control register 2	Timer	306
TQ0OPT0	TMQ0 option register 0	Timer	307
TQ0OVIC	Interrupt control register	INTC	652
UA0CTL0	UARTA0 control register 0	UARTA	474
UA0CTL1	UARTA0 control register 1	UARTA	496
UA0CTL2	UARTA0 control register 2	UARTA	497
UA0OPT0	UARTA0 option control register 0	UARTA	476
UAORIC	Interrupt control register	INTC	653
UAORX	UARTA0 receive data register	UARTA	479
UA0STR	UARTAO status register	UARTA	479
UA0TIC	-	INTC	653
UA0TX	Interrupt control register UARTA0 transmit data register	UARTA	
	I UARTAV LIAISIIIL VALA IEVISLEI	UARIA	479

			(10/10
Symbol	Name	Unit	Page
UA1CTL1	UARTA1 control register 1	UARTA	496
UA1CTL2	UARTA1 control register 2	UARTA	497
UA1OPT0	UARTA1 option control register 0	UARTA	476
UA1RIC	Interrupt control register	INTC	653
UA1RX	UARTA1 receive data register	UARTA	479
UA1STR	UARTA1 status register	UARTA	477
UA1TIC	Interrupt control register	INTC	653
UA1TX	UARTA1 transmit data register	UARTA	479
UA2CTL0	UARTA2 control register 0	UARTA	474
UA2CTL1	UARTA2 control register 1	UARTA	496
UA2CTL2	UARTA2 control register 2	UARTA	497
UA2OPT0	UARTA2 option control register 0	UARTA	476
UA2RIC	Interrupt control register	INTC	653
UA2RX	UARTA2 receive data register	UARTA	479
UA2STR	UARTA2 status register	UARTA	477
UA2TIC	Interrupt control register	INTC	653
UA2TX	UARTA2 transmit data register	UARTA	479
VSWC	System wait control register	CPU	83
WDTE	Watchdog timer enable register	WDT	419
WDTM2	Watchdog timer mode register 2	WDT	417
WTIC	Interrupt control register	INTC	653
WTIIC	Interrupt control register	INTC	653
WTM	Watch timer operation mode register	WT	410

### **B.1 Conventions**

#### (1) Register symbols used to describe operands

Register Symbol	Explanation
reg1	General-purpose registers: Used as source registers.
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.
bit#3	3-bit data for specifying the bit number
immX	X bit immediate data
dispX	X bit displacement data
regID	System register number
vector	5-bit data that specifies the trap vector (00H to 1FH)
сссс	4-bit data that shows the conditions code
sp	Stack pointer (r3)
ер	Element pointer (r30)
listX	X item register list

#### (2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
I	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
сссс	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

## (3) Register symbols used in operations

www.DataSheet4U.com

Register Symbol	Explanation
$\leftarrow$	Input for
GR [ ]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFFH$ , let it be 7FFFFFFH. $n \le 80000000H$ , let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Half word (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
П	Bit concatenation
×	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

#### (4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
I	If using the results of instruction execution in the instruction immediately after the execution (latency).

## (5) Register symbols used in flag operations

www.DataSheet4U.com

Identifier	Explanation
(Blank)	No change
0	Clear to 0
х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

#### (6) Condition codes

Condition Code (cccc)	Condition Formula	Explanation
0 0 0 0	OV = 1	Overflow
1000	OV = 0	No overflow
0001	CY = 1	Carry Lower (Less than)
1001	CY = 0	No carry Not lower (Greater than or equal)
0010	Z = 1	Zero
1010	Z = 0	Not zero
0011	(CY or Z) = 1	Not higher (Less than or equal)
1011	(CY or Z) = 0	Higher (Greater than)
0100	S = 1	Negative
1 1 0 0	S = 0	Positive
0101	-	Always (Unconditional)
1 1 0 1	SAT = 1	Saturated
0 1 1 0	(S xor OV) = 1	Less than signed
1 1 1 0	(S xor OV) = 0	Greater than or equal signed
0 1 1 1	((S xor OV) or Z) = 1	Less than or equal signed
1 1 1 1	((S xor OV) or Z) = 0	Greater than signed

# B.2 Instruction Set (in Alphabetical Order)

www.DataSheet4U.com

(1/6)

			[		1			1			(	1/6)
Mnemonic	Operand	Opcode	Operation			cecut Cloc			I	Flage	6	
					i	r	Ι	CY	ov	s	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(i	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)			1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]			1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	end(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc Note 1			2 Note 2	2 Note 2	2 Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwww01101000010	GR[reg3]←GR[reg2] (23 : 16)    GR[reg2] (31 : 24)    GR[reg2] (7 : 0)    GR[reg2] (15 : 8)				1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0) Ⅱ GR[reg2] (15 : 8) Ⅱ GR [reg2] (23 : 16) Ⅱ GR[reg2] (31 : 24)				1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Halfword))			4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16 Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)		3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100100	adr←GR[reg1]			3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]←sign-extended(imm5) else GR[reg3]←GR[reg2]			1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied			1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result-GR[reg2]-GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2]–sign-extend(imm	5)	1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW			3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

				1			147	\A/ \A	/ P1	(	<u> </u>
Mnemonic	Operand	Opcode	Operation		cecuti Clock		VV	~~~~	Flage	s	101
				i	r	I	СҮ	ov	s	Z	SAT
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded		n+1 Note4						
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]		n+3 Note4						
DIV	reg1,reg2,reg3	rrrr111111RRRRR wwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{№te 6}	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrr111111RRRRR wwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] ^{№e 6} GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6} GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwww01101000100	GR[reg3]←GR[reg2](15 : 0) II GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd ddddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110ddddd dddddddddddddd Note 7	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	rrrr111000RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 11					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR ddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 11					
		Notes 8, 10									

											(	3/6
Mnemonic	Operand	Opcode	Ope	ration		cecut Cloc			I	Flage	~~ ~ S	v.D
					i	r	I	CY	ov	s	z	SAT
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-exten GR[reg2]←sign-extend(Lo	d(disp16) ad-memory(adr,Halfword))	1	1	Note 11					
LDSR	reg2,regID	rrrrr111111RRRRR	SR[regID]←GR[reg2]	Other than regID = PSW	1	1	1					
		0000000000100000 Note 12		regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR dddddddddddddd Note 8	adr←GR[reg1]+sign-exten GR[reg2]←zero-extend(Lc		1	1	Note 11					
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR dddddddddddddd Note 8	adr←GR[reg1]+sign-exten GR[reg2]←Load-memory(		1	1	Note 11					
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					1
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1					1
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2					
MOVEA	imm16,reg1,reg2	rrrr110001RRRRR	GR[reg2]←GR[reg1]+sign	extend(imm16)	1	1	1					
MOVHI	imm16,reg1,reg2	rrrr110010RRRRR	GR[reg2]←GR[reg1]+(imr	16 II 0 ¹⁶ )	1	1	1					
MUL	reg1,reg2,reg3	rrrrr111111RRRRR wwww01000100000	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5					
MULH	reg1,reg2	rrrr000111RRRRR	GR[reg2]←GR[reg2] ^{№te 6} xG	R[reg1] ^{Note 6}	1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{Note 6} xs	ign-extend(imm5)	1	1	2					
MULHI	imm16,reg1,reg2	rrrr110111RRRRR	GR[reg2]←GR[reg1] ^{№te 6} xir	nm16	1	1	2					
MULU	reg1,reg2,reg3	rrrrr111111RRRRR wwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xzero-extend(imm9)	1	4	5					
NOP		000000000000000000000000000000000000000	Pass at least one clock cy	cle doing nothing.	1	1	1					
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1]	)	1	1	1		0	×	×	
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-exten Z flag←Not(Load-memory Store-memory-bit(adr,bit#3	-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr111111RRRRR 0000000011100010	adr←GR[reg1] Z flag←Not(Load-memory Store-memory-bit(adr,reg2		3 Note 3	3 Note 3	3 Note 3				×	

Mnemonic	Operand	Opcode	Operation		ciecut		www.DataShee Flags				
				i	Cloc r	K I	CY	ov	s	z	SAT
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1	-	0	×	×	-
ORI	imm16,reg1,reg2	rrrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4	n+1 Note4					
	list12,imm5, sp/imm ^{Note 15}	0000011110iiiiiL LLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp-4,GR[reg in list12],Word) sp $\leftarrow$ sp+4 repeat 1 step above until all regs in list12 is stored sp $\leftarrow$ sp-zero-extend (imm5) ep $\leftarrow$ sp/imm	Note 4	Note 4	In+2 Note4					
RETI		0000011111100000	$\begin{array}{rcl} \text{if PSW.EP=1} \\ \text{then PC} & \leftarrow \text{EIPC} \\ & \text{PSW} & \leftarrow \text{EIPSW} \\ \text{else if PSW.NP=1} \\ & \text{then PC} & \leftarrow \text{FEPC} \\ & \text{PSW} & \leftarrow \text{FEPSW} \\ & \text{else PC} & \leftarrow \text{EIPC} \\ & \text{PSW} & \leftarrow \text{EIPSW} \end{array}$	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrr111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]  saturated(GR[reg2]+sign-extend(imm5)	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]—saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16)	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrr1111110cccc 00000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					

(4/6)

## (5/6)

aSheet4U.com

Mnemonic	Operand	Opcode Operation		Fv	ecut	ion	(5/6) www.Daila: Flags						
WITETTOTIC	Operanu	Opcode	Operation		Cloc		i-iays						
				i	r	I	СҮ	ov	S	z	SAT		
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3 Note 3	3 Note 3	3 Note 3				×			
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×			
SHL	reg1,reg2	rrrrr111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×			
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×			
SHR	reg1,reg2	rrrr111111RRRRR 0000000010000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×			
	imm5,reg2	rrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×			
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9							
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9							
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9							
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9							
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9							
SST.B	reg2,disp7[ep]	rrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1							
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1							
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1							
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1							
ST.H	reg2,disp16[reg1]	rrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1							
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR dddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1							
STSR	regID,reg2	rrrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1							

Mnemonic	Operand	Opcode	Operation	Execution Clock			W	ww.	ash	ieet*	
				i	r	Ι	CY	ov	s	Ζ	SAT
SUB	reg1,reg2	rrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	000001111111iiii	EIPC       ←PC+4 (Restored PC)         EIPSW       ←PSW         ECR.EICC       ←Interrupt code         PSW.EP       ←1         PSW.ID       ←1         PC       ←00000040H         (when vector is 00H to 0FH)         00000050H         (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

(6/6)

- **Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
  - rrrrr = regID specification
  - RRRRR = reg2 specification
  - 13. iiiii: Lower 5 bits of imm9.
    - IIII: Higher 4 bits of imm9.
  - 14. Do not specify the same register for general-purpose registers reg1 and reg3.
  - 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
  - **16.** ff = 00: Load sp in ep.
    - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
    - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
    - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
  - **17.** If imm = imm32, n + 3 clocks.
  - **18.** rrrrr: Other than 00000.
  - **19.** ddddddd: Higher 7 bits of disp8.
  - 20. dddd: Higher 4 bits of disp5.
  - 21. dddddd: Higher 6 bits of disp8.