

User's Manual

V850ES/Fx3-L

32-bit Single-Chip Microcontroller

Hardware

V850ES/FE3-L: V850ES/FF3-L: V850ES/FG3-L:

μPD70F3610 μPD70F3615 μPD70F3620

μPD70F3611 μPD70F3616 μPD70F3621

μPD70F3612 μPD70F3617 μPD70F3622

μPD70F3613 μPD70F3618

μPD70F3614 μPD70F3619

Notes for CMOS Devices

1. Precaution against ESD for semiconductors

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred.

Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap.

Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2. Handling of unused input pins for CMOS

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction.

CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3. Status before initialization of MOS devices

Power-on does not necessarily define initial status of MOS device.

Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Legal Notes

- The information in this document is current as of June 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard":	Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special":	Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific":	Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is “Standard” unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- Note**
1. "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
 2. "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
 3. SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

Caution This document is a draft (a momentary snapshot) of a document under work. Future versions of this document will not hold a history list of changes towards this draft document.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

For further information please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668, Japan
Tel: 044 4355111
<http://www.necel.com/>

[America]

NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554,
U.S.A.
Tel: 408 5886000
<http://www.am.necel.com/>

[Europe]

NEC Electronics (Europe) GmbH
Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211 6503-0
<http://www.eu.necel.com/>

United Kingdom Branch
Cygnus House, Sunrise Parkway
Linford Wood
Milton Keynes, MK14 6NP, U.K.
Tel: 01908 691133

Succursale Française
9, rue Paul Dautier, B.P. 52
78142 Velizy-Villacoublay Cédex
France
Tel: 01 30675800

Tyskland Filial
Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 6387200

Filiale Italiana
Via Fabio Filzi, 25A
20124 Milano, Italy
Tel: 02 667541

Branch The Netherlands
Steijgerweg 6
5616 HS Eindhoven,
The Netherlands
Tel: 040 2654010

[Asia & Oceania]

NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27
ZhiChunLu Haidian District,
Beijing 100083, P.R.China
Tel: 010 82351155
<http://www.cn.necel.com/>

NEC Electronics Shanghai Ltd.
Room 2511-2512, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area,
Shanghai 200120, P.R. China
Tel: 021 5888 5400
<http://www.cn.necel.com/>

NEC Electronics Hong Kong Ltd.
Unit 1601-1613, 16/F., Tower 2
Grand Century Place
193 Prince Edward Road West,
Mongkok, Kowloon, Hong Kong
Tel: 2886 9318
<http://www.hk.necel.com/>

NEC Electronics Taiwan Ltd.
7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R.O.C.
Tel: 02 8175-9600

NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
<http://www.sg.necel.com/>

NEC Electronics Korea Ltd.
11F., Samik Lavied'or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku, Seoul,
135-080, Korea
Tel: 02-558-3737
<http://www.kr.necel.com/>

Preface

Readers	This manual is intended for users who want to understand the functions of the concerned microcontrollers.
Purpose	This manual presents the hardware manual for the concerned microcontrollers.
Organization	<p>This system specification describes the following sections:</p> <ul style="list-style-type: none">• Pin function• CPU function• Internal peripheral function
Module instances	<p>These microcontrollers may contain several instances of a dedicated module. In general the different instances of such modules are identified by the index “n”, where “n” counts from 0 to the number of instances minus one.</p>
Legend	<p>Symbols and notation are used as follows:</p> <ul style="list-style-type: none">• Weight in data notation: Left is high order column, right is low order column• Active low notation: $\overline{\text{xxx}}$ (pin or signal name is over-scored) or /xxx (slash before signal name)• Memory map address: High order at high stage and low order at low stage
Note	Additional remark or tip
Caution	Item deserving extra attention
Numeric notation:	<ul style="list-style-type: none">• Binary: xxxx or xxx_B• Decimal: xxxx• Hexadecimal: xxxx_H or 0x xxxx
Prefixes	<p>representing powers of 2 (address space, memory capacity):</p> <ul style="list-style-type: none">• K (kilo): $2^{10} = 1024$• M (mega): $2^{20} = 1024^2 = 1,048,576$• G (giga): $2^{30} = 1024^3 = 1,073,741,824$
Register contents:	X, x = don't care
Diagrams	<p>Block diagrams do not necessarily show the exact wiring in hardware but the functional structure.</p> <p>Timing diagrams are for functional explanation purposes only, without any relevance to the real hardware implementation.</p>

Related documents The related documents indicated in this publication may include preliminary versions. Preliminary versions are not marked as such.

Document name	Document No.
V850ES User's Manual Architecture	U15943EJ3V0UM00
Self-Programming Application Note	U16929EE3V0AN00

Refer to

<http://www.eu.necel.com/docuweb/>

to obtain the latest version of above documents.

Further information For further information see *<http://www.ee.nec.de>*.

Table of Contents

Chapter 1	Introduction	19
1.1	General	19
1.2	Features Summary	20
1.3	Description	23
1.3.1	Internal units	25
1.3.2	Structure of the manual	25
1.4	Ordering Information	27
1.4.1	V850ES/FE3-L ordering information	27
1.4.2	V850ES/FF3-L ordering information	29
1.4.3	V850ES/FG3-L ordering information	30
Chapter 2	Pin Functions	31
2.1	Overview	31
2.1.1	Description	32
2.1.2	Terms	35
2.1.3	Noise elimination	35
2.2	Port Group Configuration Registers	36
2.2.1	Overview	36
2.2.2	Pin function configuration	37
2.2.3	Pin data input/output	43
2.2.4	Configuration of pull-up resistors	45
2.2.5	Open drain configuration	46
2.3	Port Buffers Diagrams	47
2.4	Port Type Diagrams	51
2.4.1	Port type C	51
2.4.2	Port type C-U	52
2.4.3	Port type D0	53
2.4.4	Port type D0-U	54
2.4.5	Port type D1	55
2.4.6	Port type D1-U	56
2.4.7	Port type D1-UI	57
2.4.8	Port type D3-UI	58
2.4.9	Port type D1A	59
2.4.10	Port type D1O1-UI	60
2.4.11	Port type D2	61
2.4.12	Port type E01-U	62
2.4.13	Port type E10-U	63
2.4.14	Port type E10-UI	64
2.4.15	Port type E11-U	65
2.4.16	Port type E11-UI	66
2.4.17	Port type E21-U	67
2.4.18	Port type Ex0-U	68
2.4.19	Port type Ex1-U	69
2.4.20	Port type Ex1-UI	70
2.4.21	Port type Ex2-U	71
2.4.22	Port type F010x-U	72
2.4.23	Port type F010x-UI	73

Table of Contents

2.4.24	Port type F100x-U	74
2.4.25	Port type F1010-U	75
2.4.26	Port type F101x-U	76
2.4.27	Port type F1100O0-U	77
2.4.28	Port type F1100O1-U	78
2.4.29	Port type F1100-U	79
2.4.30	Port type F1110-UI	80
2.4.31	Port type F113x-UI	81
2.4.32	Port type F1x10-UI	82
2.4.33	Port type F3x1x-UI	83
2.4.34	Port type F1xx0O1-U	84
2.4.35	Port type Fx010-U	85
2.4.36	Port type Fx01x-U	86
2.4.37	Port type Fx103-UI	87
2.4.38	Port type Fx10x-U	88
2.4.39	Port type Fx10x-UI	89
2.4.40	Port type Fx110-U	90
2.4.41	Port type Fx120-UI	91
2.4.42	Port type Fx123-UI	92
2.4.43	Port type Fx12x-UI	93
2.4.44	Port type Fx13x-U	94
2.4.45	Port type Fx210-U	95
2.4.46	Port type Fx2x0-U	96
2.4.47	Port type Fxx10-U	97
2.4.48	Port type Fxx1x-U	98
2.4.49	Port type Fxx2x-U	99
2.5	Port Group Configuration	100
2.5.1	Port group configuration lists	100
2.5.2	Alphabetic pin function list	104
2.5.3	Port group 0	108
2.5.4	Port group 1 (V850ES/FG3-L)	110
2.5.5	Port group 3	111
2.5.6	Port group 4	113
2.5.7	Port group 5	114
2.5.8	Port group 7	116
2.5.9	Port group 9	118
2.5.10	Port group CM	122
2.5.11	Port group CS (V850ES/FF3-L, V850ES/FG3-L)	123
2.5.12	Port group CT (V850ES/FF3-L, V850ES/FG3-L)	124
2.5.13	Port group DL	125
2.6	Noise Elimination	126
2.6.1	Analog filtered inputs	126
2.6.2	Digitally filtered inputs	127
2.7	Pin Functions in Reset and Power Save Modes	130
2.8	Recommended Connection of unused Pins	131
2.9	Package Pins Assignment	132
2.9.1	V850ES/FE3-L package pins assignment	132
2.9.2	V850ES/FF3-L package pins assignment	133
2.9.3	V850ES/FG3-L package pins assignment	134

Chapter 3	CPU System Functions	135
3.1	Overview	135
3.1.1	Description	136
3.2	CPU Register Set	137
3.2.1	General purpose registers (r0 to r31)	138
3.2.2	System register set	139
3.3	Operation Modes	146
3.3.1	Normal operation mode	146
3.3.2	Flash programming mode (flash memory devices only)	146
3.3.3	On-Chip debug mode	146
3.4	Address Space	147
3.4.1	CPU address space and physical address space	147
3.4.2	Program and data space	149
3.5	Memory	151
3.5.1	Memory areas	151
3.5.2	Recommended use of data address space	154
3.6	Write Protected Registers	155
3.6.1	Write protection control registers	157
Chapter 4	Clock Generator	159
4.1	Overview	159
4.1.1	Description	160
4.1.2	Clock Monitor	163
4.1.3	Power save modes overview	164
4.1.4	Start conditions	165
4.2	Clock Generator Registers	166
4.2.1	General Clock Generator registers	168
4.2.2	PLL control registers	178
4.2.3	Stand-by control registers	181
4.2.4	Prescaler3 control registers	183
4.2.5	Clock Monitor control registers	184
4.2.6	Selector control registers	185
4.3	Option Bytes	188
4.3.1	Option byte 0000 007A _H	189
4.3.2	Option byte 0000 007B _H	190
4.4	Clock Generator Operation	191
4.4.1	Overview of clock operation control settings	191
4.4.2	Operation state transitions	192
4.4.3	Power save modes description	196
4.4.4	Available clocks in power save modes	211
4.4.5	Power save mode activation	213
4.4.6	Controlling the PLL	215
4.4.7	Watch Dog Timer Clock	215
4.4.8	CLKOUT function	215
4.4.9	Operation of Prescaler3	216
4.4.10	Operation of the Clock Monitor	217
Chapter 5	Interrupt Controller (INTC)	221
5.1	Features	221

Table of Contents

5.2	Non-Maskable Interrupts	224
5.2.1	Operation	227
5.2.2	Restore	228
5.2.3	Non-maskable interrupt status flag (NP)	229
5.2.4	NMI control	229
5.3	Maskable Interrupts	230
5.3.1	Operation	230
5.3.2	Restore	232
5.3.3	Priorities of maskable interrupts	233
5.3.4	xxICn - Maskable interrupt control registers	237
5.3.5	IMRm - Interrupt mask registers	240
5.3.6	ISPR - In-service priority register	242
5.3.7	Maskable interrupt status flag (ID)	243
5.3.8	External maskable interrupts	243
5.4	External Interrupts Edge Detection Configuration	244
5.5	Software Exception	247
5.5.1	Operation	247
5.5.2	Restore	248
5.5.3	Exception status flag (EP)	249
5.6	Exception Trap	249
5.6.1	Illegal opcode definition	249
5.6.2	Debug trap	251
5.7	Multiple Interrupt Processing Control	252
5.8	Interrupt Response Time	254
5.9	Periods in which interrupts are not acknowledged	255
 Chapter 6 Key Interrupt Function		257
6.1	Function	257
6.2	Control Register	258
6.3	Cautions	258
 Chapter 7 Flash Memory		259
7.1	Code Flash Memory Overview	260
7.1.1	Code flash memory features	260
7.1.2	Code flash memory mapping	261
7.1.3	Code flash memory functional outline	262
7.1.4	Code flash memory erasure and rewrite	265
7.2	Flash Programming with Flash Programmer	266
7.2.1	Programming environment	266
7.2.2	Communication mode	267
7.2.3	Pin connection with flash programmer PG-FP4	269
7.2.4	Flash memory programming control	271
7.3	Code Flash Self-Programming	277
7.3.1	Self-programming enable	278
7.3.2	Self-programming library functions	278
7.3.3	Secure self-programming (boot cluster swapping)	279
7.3.4	Interrupt handling during flash self-programming	283
7.4	Variable Reset Vector	284
7.5	Flash Mask Options	285

7.5.1	PRDSELH register - Product selection code register High	288
Chapter 8	Data Protection and Security	289
8.1	Overview	289
8.2	N-Wire Debug Interface Protection	289
8.3	Flash Programmer and Self-Programming Protection	291
Chapter 9	Bus Control Unit (BCU)	295
9.1	Description	295
9.1.1	Peripheral I/O area	296
9.1.2	NPB access timing	298
9.1.3	Bus properties	299
9.1.4	Boundary operation conditions	299
9.2	Registers	301
9.2.1	BCU registers	301
Chapter 10	16-Bit Timer/Event Counter AA	305
10.1	Features	305
10.2	Function Outline	306
10.3	Configuration	306
10.4	Input Selection Registers	312
10.5	Control Registers	314
10.6	Operation	326
10.6.1	Anytime write and reload	327
10.6.2	Interval timer mode (TAAAnMD2 to TAAAnMD0 = 000 _B)	331
10.6.3	External event counter mode (TAAAnMD2 to TAAAnMD0 = 001 _B)	335
10.6.4	External trigger pulse mode (TAAAnMD2 to TAAAnMD0 = 010 _B)	339
10.6.5	One-shot pulse mode (TAAAnMD2 to TAAAnMD0 = 011 _B)	342
10.6.6	PWM mode (TAAAnMD2 to TAAAnMD0 = 100 _B)	345
10.6.7	Free-running mode (TAAAnMD2 to TAAAnMD0 = 101 _B)	350
10.6.8	Pulse width measurement mode (TAAAnMD2 to TAAAnMD0 = 110 _B)	356
10.6.9	32-bit Capture in Free-Running Cascade Mode	363
10.6.10	Capture operation on delayed input clock	368
Chapter 11	16-Bit Interval Timer M	371
11.1	Features	371
11.2	Configuration	371
11.3	Timer M Registers	372
11.4	Operation	374
11.4.1	Interval timer mode	374
11.4.2	Cautions	375
Chapter 12	Timer AA Synchronous Operation	377
Chapter 13	Watch Timer Functions	379
13.1	Functions	379
13.2	Configuration	380

13.3	Control Registers	381
13.4	Operation	382
13.4.1	Operation as Watch Timer	382
13.4.2	Operation as interval timer	383
13.4.3	Cautions	384

Chapter 14 Watchdog Timer 2..... 385

14.1	Functions	385
14.2	Configuration	386
14.3	Control Registers	387
14.4	Watchdog Timer Operation	389
14.5	Watchdog Timer Operation in Power Save Mode	390

Chapter 15 Asynchronous Serial Interface (UARTD)..... 391

15.1	Features	391
15.2	Configuration	392
15.3	UARTD Registers	395
15.4	Interrupt Request Signals	403
15.5	Operation	404
15.5.1	Data format	404
15.5.2	SBF transmission/reception format	406
15.5.3	SBF transmission	408
15.5.4	SBF reception	408
15.5.5	Data consistency check	410
15.5.6	UART transmission	412
15.5.7	Continuous transmission procedure	413
15.5.8	UART reception	414
15.5.9	Reception errors	416
15.5.10	Parity types and operations	416
15.5.11	Receive data noise filter	418
15.6	Baud Rate Generator	419
15.7	Cautions	426

Chapter 16 Clocked Serial Interface (CSIB)..... 427

16.1	Features	427
16.2	Configuration	428
16.3	CSIB Control Registers	430
16.4	Operation	436
16.4.1	Single transfer mode (master mode, transmission/reception mode)	436
16.4.2	Single transfer mode (master mode, reception mode)	438
16.4.3	Continuous mode (master mode, transmission/reception mode)	439
16.4.4	Continuous mode (master mode, reception mode)	440
16.4.5	Continuous reception mode (error)	441
16.4.6	Continuous mode (slave mode, transmission/reception mode)	442
16.4.7	Continuous mode (slave mode, reception mode)	445
16.4.8	Clock timing	446
16.5	Output Pins	448
16.6	Operation Flow	449

Chapter 17 I²C Bus (IIC)	457
17.1 Features	457
17.2 I ² C Pin Configuration	457
17.3 Configuration	458
17.4 IIC Registers	462
17.5 I ² C Bus Mode Functions	480
17.5.1 Pin functions	480
17.6 I ² C Bus Definitions and Control Methods	481
17.6.1 Start condition	481
17.6.2 Addresses	482
17.6.3 Transfer direction specification	483
17.6.4 Acknowledge signal (\overline{ACK})	483
17.6.5 Stop condition	485
17.6.6 Wait signal (\overline{WAIT})	486
17.7 I ² C Interrupt Request Signals (INTIICn)	488
17.7.1 Master device operation	488
17.7.2 Slave device operation	491
17.7.3 Slave device operation (when receiving extension code)	495
17.7.4 Operation without communication	499
17.7.5 Arbitration loss operation (operation as slave after arbitration loss)	499
17.7.6 Operation when arbitration loss occurs	501
17.8 Interrupt Request Signal (INTIICn)	506
17.9 Address Match Detection Method	507
17.10 Error Detection	507
17.11 Extension Code	508
17.12 Arbitration	509
17.13 Wakeup Function	510
17.14 Cautions	511
17.15 Communication Operations	512
17.15.1 Master operation 1	512
17.15.2 Master operation 2	514
17.15.3 Slave operation	515
17.16 Timing of Data Communication	519
Chapter 18 CAN Controller (CAN)	527
18.1 Features	528
18.1.1 Overview of functions	529
18.1.2 Configuration	530
18.2 CAN Protocol	531
18.2.1 Frame format	531
18.2.2 Frame types	532
18.2.3 Data frame and remote frame	532
18.2.4 Error frame	539
18.2.5 Overload frame	540
18.3 Functions	541
18.3.1 Determining bus priority	541
18.3.2 Bit stuffing	541
18.3.3 Multi masters	542
18.3.4 Multi cast	542

Table of Contents

18.3.5	CAN sleep mode/CAN stop mode function	542
18.3.6	Error control function	542
18.3.7	Baud rate control function	549
18.4	Connection with Target System	552
18.5	Internal Registers of CAN Controller	553
18.5.1	CAN module register and message buffer addresses	553
18.5.2	CAN Controller configuration	554
18.5.3	CAN registers overview	555
18.5.4	Register bit configuration	557
18.6	Bit Set/Clear Function	560
18.7	Control Registers	562
18.8	CAN Controller Initialization	598
18.8.1	Initialization of CAN module	598
18.8.2	Initialization of message buffer	598
18.8.3	Redefinition of message buffer	598
18.8.4	Transition from initialization mode to operation mode	600
18.8.5	Resetting error counter CnERC of CAN module	601
18.9	Message Reception	602
18.9.1	Message reception	602
18.9.2	Receive data read	603
18.9.3	Receive history list function	604
18.9.4	Mask function	606
18.9.5	Multi buffer receive block function	608
18.9.6	Remote frame reception	609
18.10	Message Transmission	610
18.10.1	Message transmission	610
18.10.2	Transmit history list function	612
18.10.3	Automatic block transmission (ABT)	614
18.10.4	Transmission abort process	616
18.10.5	Remote frame transmission	617
18.11	Power Saving Modes	618
18.11.1	CAN sleep mode	618
18.11.2	CAN stop mode	621
18.11.3	Example of using power saving modes	622
18.12	Interrupt Function	623
18.13	Diagnosis Functions and Special Operational Modes	624
18.13.1	Receive-only mode	624
18.13.2	Single-shot mode	625
18.13.3	Self-test mode	626
18.13.4	Receive/transmit operation in each operation mode	627
18.14	Time Stamp Function	628
18.14.1	Time stamp function	628
18.15	Baud Rate Settings	629
18.15.1	Baud rate setting conditions	629
18.15.2	Representative examples of baud rate settings	633
18.16	Operation of CAN Controller	637
 Chapter 19 A/D Converter (ADC)		663
19.1	Functions	663
19.2	Configuration	665

19.3	ADC Registers	667
19.4	Operation	680
19.4.1	Basic operation	680
19.4.2	Trigger mode	681
19.4.3	Operation modes	683
19.4.4	Power-fail compare mode	688
19.5	Cautions	694
19.6	How to read A/D Converter characteristics table	696
 Chapter 20 Power Supply Scheme		701
20.1	Overview	701
20.2	Description	702
20.3	Voltage regulators	703
 Chapter 21 Reset		705
21.1	Overview	705
21.1.1	General reset performance	705
21.1.2	Reset at power-on	708
21.1.3	External RESET	710
21.1.4	Reset by Watchdog Timer 2	711
21.1.5	Reset by Clock Monitor	711
21.1.6	Reset by Low-Voltage Detector	711
21.2	Reset Registers	712
 Chapter 22 Low-Voltage Detector		713
22.1	Functions	713
22.2	Configuration	713
22.3	Registers	714
22.4	Operation	719
22.4.1	Reset generation from LVI (LVIM.LVIMD = 1)	719
22.4.2	Interrupt generation from LVI (LVIM.LVIMD = 0)	720
22.4.3	Disabling the LVI operation	721
22.4.4	RAM retention voltage detection operation	722
 Chapter 23 On-Chip Debug Unit		723
23.1	Functional Outline	723
23.1.1	Debug functions	723
23.2	Controlling the N-Wire Interface	726
23.3	N-Wire Enabling Methods	728
23.3.1	Starting normal operation after $\overline{\text{RESET}}$ and RESPOC	728
23.3.2	Starting debugger after $\overline{\text{RESET}}$ and RESPOC	728
23.3.3	N-Wire activation by $\overline{\text{RESET}}$ pin	729
23.4	Connection to N-Wire Emulator	730
23.4.1	KEL connector	730
23.5	Restrictions and Cautions on On-Chip Debug Function	734
 Chapter 24 Differences Fx3-L to Fx3		735

Appendix A	Special Function Registers	737
A.1	CAN Registers	737
A.2	Other Special Function Registers	739
Appendix B	Registers Access Times	749
B.1	Timer AA	749
B.2	Timer M	751
B.3	Watchdog Timer 2	752
B.4	A/D Converter	752
B.5	I2C Bus	753
B.6	Asynchronous Serial Interface (UARTD)	753
B.7	Clocked Serial Interface (CSIB)	753
B.8	CAN Controller	754
B.9	All other Registers	754
	Revision History	755
	Index	757

Chapter 1 Introduction

The V850ES/Fx3-L is a product line in NEC Electronics' V850 family of single-chip microcontrollers designed for automotive applications.

1.1 General

The V850ES/Fx3-L single-chip microcontroller devices make the performance gains attainable with 32-bit RISC-based controllers available for embedded control applications. The integrated V850ES CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850ES/Fx3-L devices provide an excellent combination of general purpose peripheral functions like serial communication interfaces, timers/counters, measurement and control functions, with full CAN network support.

The devices offer specific power-saving modes to manage the power consumption effectively under varying conditions.

Thus equipped, the V850ES/Fx3-L product line is ideally suited for automotive body applications. It is also an excellent choice for other applications where a combination of sophisticated peripheral functions and CAN network support is required.

(1) V850ES CPU

The V850ES CPU core is a 32-bit RISC processor. Through the use of basic instructions that can be executed in one clock period combined with an optimized pipeline architecture, it achieves marked improvements in instruction execution speed.

In addition, to make it ideal for use in digital control applications, a 32-bit hardware multiplier supports multiply instructions, saturated multiply instructions, bit operation instructions, etc.

Through two-byte basic instructions and instructions compatible with high level languages, the object code efficiency in a C compiler is increased, and program size can be reduced.

Further, because the on-chip Interrupt Controller provides high-speed interrupt response and processing, the devices are well suited for high level real-time control applications.

(2) On-chip flash memory

The V850ES/Fx3-L microcontrollers have on-chip flash memory. It is possible to program the controllers directly in the target environment where they are mounted.

With this feature, system development time can be reduced and system maintainability after shipping can be markedly improved.

(3) A full range of software development tools

A development system is available that includes an optimized C compiler, debugger, in-circuit emulator, simulator, system performance analyzer, and other elements.

1.2 Features Summary

The V850ES/Fx3-L series includes the following microcontrollers:

- V850ES/FE3-L
 - μ PD70F3610
 - μ PD70F3611
 - μ PD70F3612
 - μ PD70F3613
 - μ PD70F3614
- V850ES/FF3-L
 - μ PD70F3615
 - μ PD70F3616
 - μ PD70F3617
 - μ PD70F3618
 - μ PD70F3619
- V850ES/FG3-L
 - μ PD70F3620
 - μ PD70F3621
 - μ PD70F3622

The common CPU core provides:

- 81 instructions
- 32 general registers (32 bits each)
- Comprehensive instruction set:
 - V850ES (compatible with V850 plus added powerful instructions for reducing code and increasing execution speed)
 - Signed multiplication (16 bits \times 16 bits \rightarrow 32 bits or 32 bits \times 32 bits \rightarrow 64 bits) in 1 to 5 clocks
 - Saturated operation instructions (with overflow/underflow detection)
 - 32-bit shift instructions in 1 clock cycle
 - Bit manipulation instructions
 - Load/store instructions with long/short format
 - Signed load instructions

The following table gives an overview of the most outstanding controller features.

Table 1-1 V850ES/Fx3-L features (1/2)

Series name		V850ES/FE3-L					V850ES/FF3-L					V850ES/FG3-L			
Product		'F3610	'F3611	'F3612	'F3613	'F3614	'F3615	'F3616	'F3617	'F3618	'F3619	'F3620	'F3621	'F3622	
CPU		V850ES (32 bit RISC)													
Internal memory	Code Flash	64 KB	96 KB	128 KB	192 KB	256 KB	64 KB	96 KB	128 KB	192 KB	256 KB	128 KB	192 KB	256 KB	
	RAM	6 KB	6 KB	8 KB	12 KB	16 KB	6 KB	6 KB	8 KB	12 KB	16 KB	8 KB	12 KB	16 KB	
Operating clock	max. CPU frequency	20 MHz													
	PLL ratio	x 8													
	MainOSC	operates on 4 MHz to 16 MHz crystal													
	SubOSC	operates on RC or crystal													
	Low speed internal oscillator	typ. 240 KHz													
	High speed internal oscillator	typ. 8 MHz													
I/O ports		51				67				84					
Timers	TAA	5 ch													
	TMM	1 ch													
	Watch	1 ch													
	WDT2	1 ch													
A/D Converter		10 bits x 10 ch				10 bits x 12 ch				10 bits x 16 ch					
Serial interfaces	UART/LIN	2 ch								3 ch					
	CSI	2 ch													
	IIC	1 ch													
	CAN	1 ch													

Table 1-1 V850ES/Fx3-L features (2/2)

Series name		V850ES/FE3-L					V850ES/FF3-L					V850ES/FG3-L			
Product		'F3610	'F3611	'F3612	'F3613	'F3614	'F3615	'F3616	'F3617	'F3618	'F3619	'F3620	'F3621	'F3622	
Interrupts	External (incl. NMI)					9 ch							12 ch		
	Internal					39 ch							42 ch		
Other functions	Power save modes	HALT, IDLE1, IDLE2, Sub_IDLE, STOP													
	Key return input	8 ch													
	Clock Monitor	Yes													
	POC	Power-On-Clear typical below 3.5 V ^a													
	LVI	Low-Voltage Detection typical below 3.7 V / 4.0 V (selectable by software) ^a													
Operating voltage	On-chip debug	Yes													
		3.3 V to 5.5 V ^a													
Package		64-pin QFP					80-pin QFP					100-pin QFP			

a) Refer to Electrical Target Specification

1.3 Description

The following figure provides a functional block diagram of the V850ES/FE3-L, V850ES/FF3-L, and V850ES/FG3-L microcontrollers.




Figure 1-1 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L block diagram

Table 1-2 on page 24 summarizes the different features of the V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L series devices, marked as “Notes” in Figure 1-1 on page 23.

Table 1-2 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L feature set differences

Note	Feature	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
1	INTP8,9,10, UARTD2	–	–	√
2	ANI10 to ANI11	–	√	√
3	ANI12 to ANI15	–	–	√
4	Code flash	refer to “Memory” on page 151		
5	RAM	refer to “Memory” on page 151		
6	Ports	refer to “Pin Functions” on page 31		

1.3.1 Internal units

CPU	The CPU can execute almost all instruction processing, such as address calculation, arithmetic and logic operations, and data transfer, in one clock under control of a five-stage pipeline. Dedicated hardware units such as a multiplier and a 32-bit barrel shifter are provided to speed up complicated instruction processing.
Bus Control Unit	The Bus Control Unit (BCU) and Memory Controller (MEMC) control the access to on-chip peripheral I/Os.
ROM	The ROM consists of an internal flash memory and consists of the code flash. For the available sizes, refer to <i>Table 1-1 on page 21</i> .
RAM	For the available RAM sizes, refer to <i>Table 1-1 on page 21</i> .
Ports	General-purpose port functions and control pin functions are available.
Clock Generator	The Clock Generator generates the system clocks. It has four independent oscillators to ensure system operability if the main oscillator should fail and to provide low-speed clocks in power-save modes.
Clock Monitor	The Clock Monitor monitors the main oscillator. In case of failure, it can switch the system to a different oscillator.
On-chip Debug function	An on-chip debug function that uses the N-Wire interface is provided.
Interrupt Controller	The Interrupt Controller (INTC) processes non-maskable and maskable interrupt requests from the on-chip peripheral hardware and external sources. Eight levels of priorities can be specified for these interrupt requests, and multiple servicing control can be performed on interrupt sources.
Key Interrupt Function	A key interrupt request signal can be generated by applying a falling edge to key input pins on eight channels.
UARTD	The UARTs provide 2-wire Asynchronous Serial Interfaces.
CSIB	The Clocked Serial Interfaces are 3-wire variable-length serial interfaces.
CAN Controller	The CAN Controller is a small-scale digital data transmission system that transfers data between units.
A/D Converter	This is a high-speed, high-resolution 10-bit A/D Converter with 24 analog input pins. This converter is of successive approximation type.
Timers/counters	Five 16-bit timers/event counters TAA and one 16-bit interval timer TMM are provided.
Watch Timer	The Watch Timer (WT) output forms the reference for the bookkeeping of daytime and calendar.
Watchdog Timer 2	The Watchdog Timer (WDT2) is used to detect a program loop and system errors. When the Watchdog Timer overflows, it generates a non-maskable interrupt request signal or a system reset signal.

1.3.2 Structure of the manual

This manual explains how to use the V850ES/Fx3-L microcontroller devices. It provides comprehensive information about the building blocks, their features, and how to set registers in order to enable or disable specific functions.

The manual provides individual chapters for the building blocks. These chapters are organized according to the grouping in the diagram.

- Core functions
 - “Pin Functions” on page 31*
 - “CPU System Functions” on page 135*
 - “Clock Generator” on page 179*
 - “Interrupt Controller (INTC)” on page 221*
 - “Key Interrupt Function” on page 257*
- Memory access
 - “Flash Memory” on page 259*
- Timers
 - “16-Bit Timer/Event Counter AA” on page 305*
 - “16-Bit Interval Timer M” on page 371*
 - “Watch Timer Functions” on page 379*
 - “Watchdog Timer 2” on page 385*
- Serial interfaces
 - “Asynchronous Serial Interface (UARTD)” on page 391*
 - “Clocked Serial Interface (CSIB)” on page 427*
 - “I²C Bus (IIC)” on page 457*
 - “CAN Controller (CAN)” on page 527*
- Control interfaces
 - “A/D Converter (ADC)” on page 663*
- Power and reset
 - “Power Supply Scheme” on page 701*
 - “Reset” on page 705*
 - “Low-Voltage Detector” on page 713*
- Auxiliary functions
 - “On-Chip Debug Unit” on page 723*

1.4 Ordering Information

1.4.1 V850ES/FE3-L ordering information

Part number	Package	On-chip flash memory	Quality grade ^a	Remark
UPD70F3610M1GBA-GAH-AX	64-pin plastic LQFP (0.5mm, 10 x 10 mm ²)	64 KB	A	without Power-On-Clear circuit
UPD70F3610M1GBA1-GAH-AX			A1	
UPD70F3610M1GBA2-GAH-AX			A2	
UPD70F3610M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3610M2GBA1-GAH-AX			A1	
UPD70F3610M2GBA2-GAH-AX			A2	
UPD70F3610M1GAA-GAN-AX	64-pin plastic LQFP (0.4mm, 7x 7mm ²)		A	without Power-On-Clear circuit
UPD70F3610M1GAA1-GAN-AX			A1	
UPD70F3610M1GAA2-GAN-AX			A2	
UPD70F3610M2GAA-GAN-AX			A	with Power-On-Clear circuit
UPD70F3610M2GAA1-GAN-AX			A1	
UPD70F3610M2GAA2-GAN-AX			A2	
UPD70F3611M1GBA-GAH-AX	64-pin plastic LQFP (0.5mm, 10 x 10 mm ²)	96 KB	A	without Power-On-Clear circuit
UPD70F3611M1GBA1-GAH-AX			A1	
UPD70F3611M1GBA2-GAH-AX			A2	
UPD70F3611M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3611M2GBA1-GAH-AX			A1	
UPD70F3611M2GBA2-GAH-AX			A2	
UPD70F3611M1GAA-GAN-AX	64-pin plastic LQFP (0.4mm, 7x 7mm ²)		A	without Power-On-Clear circuit
UPD70F3611M1GAA1-GAN-AX			A1	
UPD70F3611M1GAA2-GAN-AX			A2	
UPD70F3611M2GAA-GAN-AX			A	with Power-On-Clear circuit
UPD70F3611M2GAA1-GAN-AX			A1	
UPD70F3611M2GAA2-GAN-AX			A2	
UPD70F3612M1GBA-GAH-AX	64-pin plastic LQFP (0.5mm, 10 x 10 mm ²)	128 KB	A	without Power-On-Clear circuit
UPD70F3612M1GBA1-GAH-AX			A1	
UPD70F3612M1GBA2-GAH-AX			A2	
UPD70F3612M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3612M2GBA1-GAH-AX			A1	
UPD70F3612M2GBA2-GAH-AX			A2	
UPD70F3612M1GAA-GAN-AX	64-pin plastic LQFP (0.4mm, 7x 7mm ²)		A	without Power-On-Clear circuit
UPD70F3612M1GAA1-GAN-AX			A1	
UPD70F3612M1GAA2-GAN-AX			A2	
UPD70F3612M2GAA-GAN-AX			A	with Power-On-Clear circuit
UPD70F3612M2GAA1-GAN-AX			A1	
UPD70F3612M2GAA2-GAN-AX			A2	

Part number	Package	On-chip flash memory	Quality grade ^a	Remark
UPD70F3613M1GBA-GAH-AX	64-pin plastic LQFP (0.5mm, 10 x 10 mm ²)	192KB	A	without Power-On-Clear circuit
UPD70F3613M1GBA1-GAH-AX			A1	
UPD70F3613M1GBA2-GAH-AX			A2	
UPD70F3613M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3613M2GBA1-GAH-AX			A1	
UPD70F3613M2GBA1-GAH-AX			A1	
UPD70F3614M1GBA-GAH-AX		256KB	A	without Power-On-Clear circuit
UPD70F3614M1GBA1-GAH-AX			A1	
UPD70F3614M1GBA2-GAH-AX			A2	
UPD70F3614M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3614M2GBA1-GAH-AX			A1	
UPD70F3614M2GBA1-GAH-AX			A1	

a) The operating ambient temperature of each quality grades is as follows:
A: -40 to +85 °C, A1: -40 to +110 °C, A2: -40 to +125 °C

1.4.2 V850ES/FF3-L ordering information

Part number	Package	On-chip flash memory	Quality grade ^a	Remark
UPD70F361M1GBA-GAH-AX	80-pin plastic LQFP (0.5mm, 12 x 12 mm ²)	64 KB	A	without Power-On-Clear circuit
UPD70F3615M1GBA1-GAH-AX			A1	
UPD70F3615M1GBA2-GAH-AX			A2	
UPD70F3615M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3615M2GBA1-GAH-AX			A1	
UPD70F3615M2GBA2-GAH-AX			A2	
UPD70F3616M1GBA-GAH-AX		96 KB	A	without Power-On-Clear circuit
UPD70F3616M1GBA1-GAH-AX			A1	
UPD70F3616M1GBA2-GAH-AX			A2	
UPD70F3616M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3616M2GBA1-GAH-AX			A1	
UPD70F3616M2GBA2-GAH-AX			A2	
UPD70F3617M1GBA-GAH-AX		128 KB	A	without Power-On-Clear circuit
UPD70F3617M1GBA1-GAH-AX			A1	
UPD70F3617M1GBA2-GAH-AX			A2	
UPD70F3617M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3617M2GBA1-GAH-AX			A1	
UPD70F3617M2GBA2-GAH-AX			A2	
UPD70F3618M1GBA-GAH-AX		192KB	A	without Power-On-Clear circuit
UPD70F3618M1GBA1-GAH-AX			A1	
UPD70F3618M1GBA2-GAH-AX			A2	
UPD70F3618M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3618M2GBA1-GAH-AX			A1	
UPD70F3618M2GBA1-GAH-AX			A1	
UPD70F3619M1GBA-GAH-AX		256KB	A	without Power-On-Clear circuit
UPD70F3619M1GBA1-GAH-AX			A1	
UPD70F3619M1GBA2-GAH-AX			A2	
UPD70F3619M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3619M2GBA1-GAH-AX			A1	
UPD70F3619M2GBA1-GAH-AX			A1	

a) The operating ambient temperature of each quality grades is as follows:

A: -40 to +85 °C, A1: -40 to +110 °C, A2: -40 to +125 °C

1.4.3 V850ES/FG3-L ordering information

Part number	Package	On-chip flash memory	Quality grade ^a	Remark
UPD70F3620M1GBA-GAH-AX	100-pin plastic LQFP (0.5mm, 14 x 14 mm ²)	128 KB	A	without Power-On-Clear circuit
UPD70F3620M1GBA1-GAH-AX			A1	
UPD70F3620M1GBA2-GAH-AX			A2	
UPD70F3620M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3620M2GBA1-GAH-AX			A1	
UPD70F3620M2GBA2-GAH-AX			A2	
UPD70F3621M1GBA-GAH-AX		192KB	A	without Power-On-Clear circuit
UPD70F3621M1GBA1-GAH-AX			A1	
UPD70F3621M1GBA2-GAH-AX			A2	
UPD70F3621M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3621M2GBA1-GAH-AX			A1	
UPD70F3621M2GBA1-GAH-AX			A1	
UPD70F3622M1GBA-GAH-AX		256KB	A	without Power-On-Clear circuit
UPD70F3622M1GBA1-GAH-AX			A1	
UPD70F3622M1GBA2-GAH-AX			A2	
UPD70F3622M2GBA-GAH-AX			A	with Power-On-Clear circuit
UPD70F3622M2GBA1-GAH-AX			A1	
UPD70F3622M2GBA1-GAH-AX			A1	

- a) The operating ambient temperature of each quality grades is as follows:
A: -40 to +85 °C, A1: -40 to +110 °C, A2: -40 to +125 °C

Chapter 2 Pin Functions

This chapter lists the ports of the microcontroller. It presents the configuration of the ports for alternative functions. Noise elimination on input signals is explained and a recommendation for the connection of unused pins is given at the end of the chapter.

2.1 Overview

The microcontroller offers various pins for input/output functions, so-called ports. The ports are organized in port groups.

To allocate other than general purpose input/output functions to the pins, several control registers are provided.

For a description of the terms pin, port or port group, see *“Terms” on page 35*.

Features summary

- Number of ports and port groups:

	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
Port groups	8	10	11
I/O ports	51	67	84

- Configuration possible for individual pins.
- For many pins, the connection of a pull-up resistor can be selected.

2.1.1 Description

The V850ES/FE3-L, V850ES/FF3-L, and V850ES/FG3-L microcontrollers have the port groups shown below.




Figure 2-1 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L port groups

Port group overview Table 2-1 gives an overview of the port groups. For each port group it shows the supported functions in port mode and in alternative mode. Any port group can operate in 8-bit or 16-bit units. Port groups 3, 6, 9 and DL can additionally operate in 16-bit units.

Note Not all port groups and functions in Table 2-1 are available for all products of the V850ES/Fx3-L product line. For detailed information which port groups and functions are available for a dedicated product, refer to “2.4 Port Type Diagrams”.

Table 2-1 Functions of each port group

Port group name	Function	
	Port mode	Alternative mode
0	7-bit input/output	<ul style="list-style-type: none"> External interrupt 0 to 3 Non-maskable interrupt N-Wire debug interface reset A/D Converter 0 external trigger input Timer TAA3 channels Timer TAA4 channels CAN0 transmit/receive data
1	2-bit input/output	<ul style="list-style-type: none"> External interrupt 9 and 10
3	10-bit input/output	<ul style="list-style-type: none"> External interrupt 7 and 8 Timer TAA0 channels Timer TAA1 channels CAN0 transmit/receive data UARTD0 transmit/receive data UARTD0 baud rate clock input
4	3-bit input/output	<ul style="list-style-type: none"> Key interrupt input 0 to 2 Clocked Serial Interface CSIB0 data/clock line
5	6-bit input/output	<ul style="list-style-type: none"> Key interrupt input 0 to 5 N-Wire debug interface signals
7	16-bit input/output	<ul style="list-style-type: none"> A/D Converter 0 inputs
9	16-bit input/output	<ul style="list-style-type: none"> External interrupt 4 to 6 Key interrupt input 6 to 7 Timer TAA2 channels Clocked Serial Interface CSIB1 data/clock line UARTD1 transmit/receive data I²C data/clock line Programmable clock output
CM	6-bit input/output	<ul style="list-style-type: none"> CPU system clock output
CS	8-bit input/output	<ul style="list-style-type: none">
CT	8-bit input/output	<ul style="list-style-type: none">
DL	16-bit input/output	<ul style="list-style-type: none">

Pin configuration To define the function and the electrical characteristics of a pin, several control registers are provided.

- For a general description of the registers, see “Port Group Configuration Registers” on page 36.
- For every port, detailed information on the configuration registers is given in

“Port Type Diagrams” on page 51.

2.1.2 Terms

In this section, the following terms are used:

- **Pin**

Denotes the physical pin. Every pin is uniquely denoted by its pin number.
A pin can be used in several modes. Depending on the selected mode, a pin name is allocated to the pin.

- **Port group**

Denotes a group of pins. The pins of a port group have a common set of port mode control registers.

- **Port mode / Port**

A pin in port mode works as a general purpose input/output pin. It is then called “port”.

The corresponding name is Pnm. For example, P04 denotes port 4 of port group 0. It is referenced as “port P04”.

- **Alternative mode**

In alternative mode, a pin can work in various non-general purpose input/output functions, for example, as the input/output pin of on-chip peripherals.

The corresponding pin name depends on the selected function. For example, pin INTP0 denotes the pin for one of the external interrupt inputs.

Note that for example P03 and INTP0 denote the same physical pin. The different names indicate the function in which the pin is being operated.

- **Port type**

A control circuit evaluates the settings of the configuration registers. There are different types of control circuits, called “port types”.

2.1.3 Noise elimination

The input signals at some pins are passing a filter to remove noise and glitches. The microcontroller supports both analog and digital filters.

See “*Noise Elimination*” on page 126 for a detailed description.

2.2 Port Group Configuration Registers

This section starts with an overview of all configuration registers and then presents all registers in detail. The configuration registers are classified in the following groups:

- “Pin function configuration” on page 37
- “Pin data input/output” on page 43
- “Configuration of pull-up resistors” on page 45

2.2.1 Overview

For the configuration of the individual pins of the port groups, the following registers are used:

Table 2-2 Registers for port group configuration

Register name	Shortcut	Function
Port mode control register	PMCn	Pin function configuration
Port mode register	PMn	
Port function control register	PFCn	
Port function control expansion register	PFCEn	
On-chip debug mode register	OCDM	
Port register	Pn	Pin data input/output
Pull-up resistor option register	PUn	Configuration of pull-up resistors
Port function register	PFn	Open drain configuration

n = 0, 1, 3 to 5, 7, 9 , CM, CS, CT, DL

2.2.2 Pin function configuration

The registers for pin function configuration define the general function of a pin:

- port mode or alternative mode
- in port mode: input mode or output mode
- in alternative mode: selection of one of the alternative functions in alternative mode
- normal mode or on-chip debug mode (N-Wire interface)

An overview of the register settings is given in the table below.

Table 2-3 Pin function configuration (overview)

Function	Registers					I/O
	OCDM	PMC	PM	PFCE	PFC	
Port mode (output)	0	0	0	X	X	O
Port mode (input)			1	X	X	I
Alternative mode (alternative function 1)		1	X	0	0	I/O ^a
Alternative mode (alternative function 2)					1	
Alternative mode (alternative function 3)				1	0	
Alternative mode (alternative function 4)					1	
On-chip debug mode ^b	1	X	X	X	X	I/O

^{a)} In alternative mode, the corresponding port type defines whether a pin is in input mode or output mode.

^{b)} In on-chip debug mode, the corresponding pins are automatically set as input or output pins to provide the N-Wire interface. In this mode, the configuration of these pins can not be changed by the pin configuration registers.

(1) PMCn - Port mode control register

The PMCn register specifies whether the individual pins of port group n are in port mode or in alternative mode.

For port groups with up to eight ports, this is an 8-bit register. For port groups with up to 16 ports, this is a 16-bit register.

Access This register can be read/written in 8-bit and 1-bit units. 16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value 00_H or 0000_H. This register is initialized by any reset.

7	6	5	4	3	2	1	0
PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMCn15	PMCn14	PMCn13	PMCn12	PMCn11	PMCn10	PMCn9	PMCn8	PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-4 PMCn register contents

Bit position	Bit name	Function
7 to 0 or 15 to 0	PMCn[7:0] or PMC[15:0]	Specifies the operation mode of the corresponding pin 0: Port mode 1: Alternative mode

Caution When changing the function of a port from port mode (PCMnm = 0) to external interrupt input (PCMnm = 1) an advertent interrupt may occur.

Therefore, it is recommended to follow the below procedure:

1. To select the alternative input function INTPn (I), set PFCE.PFCEnm and PFC.PFCnm accordingly.
2. Set PMCnm = 1 to change to the alternative mode.
3. Wait until the delay of the noise elimination filter has passed.
4. Set INTnIC.INTnIF = 0 to clear the interrupt request.
5. Clear INTnIC.INTnMK (or clear INTMR.INTnMK) to enable the interrupt.

In step 3 you must wait for a certain time span because the external interrupt pins are equipped with noise elimination filters. The filters cause a delay in which the interrupt request flag INTnIC.INTnIF is set. This flag must be cleared (step 4).

(2) PMn - Port mode register

The PMn register specifies whether the individual pins of the port group n are in input mode or in output mode.

For port groups with up to eight ports, this is an 8-bit register. For port groups with up to 16 ports, this is a 16-bit register.

Note If a pin is in alternative mode ($PMCn.PMCnm = 1$) and the corresponding PMn bit is set ($PMn.PMnm = 1$), then the pin behaves as in input port mode: Reading Pn.Pmn reads the pin status.

Access This register can be read/written in 8-bit and 1-bit units. 16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value FF_H or $FFFF_H$. This register is initialized by any reset.

7	6	5	4	3	2	1	0								
PMn7	PMn6	PMn5	PMn4	PMn3	PMn2	PMn1	PMn0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMn15	PMn14	PMn13	PMn12	PMn11	PMn10	PMn9	PMn8	PMn7	PMn6	PMn5	PMn4	PMn3	PMn2	PMn1	PMn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-5 PMn register contents

Bit position	Bit name	Function
7 to 0 or 15 to 0	PMn[7:0] or PMn[15:0]	Specifies input/output mode of the corresponding pin 0: Output mode (output enabled) 1: Input mode (output disabled)

(3) PFCn - Port function control register

If a pin is in alternative mode ($PMCn.PMCnm = 1$) some pins offer up to four alternative functions.

The PFCn register together with the PFCEn register specifies which function of a pin is to be used. The corresponding port type defines whether a pin is in input or output mode.

Access This register can be read/written in 8-bit and 1-bit units.
16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value 00_H. This register is initialized by any reset.

7	6	5	4	3	2	1	0
PFCn7	PFCn6	PFCn5	PFCn4	PFCn3	PFCn2	PFCn1	PFCn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PFCn15	PFCn14	PFCn13	PFCn12	PFCn11	PFCn10	PFCn9	PFCn8	PFCn7	PFCn6	PFCn5	PFCn4	PFCn3	PFCn2	PFCn1	PFCn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-6 PFCn register contents

Bit position	Bit name	Function
7 to 0	PFCn[7:0]	See “Pin function configuration (overview)” on page 37 for details
15 to 0	PFCn[15:0]	See “Pin function configuration (overview)” on page 37 for details

(4) PFCEn - Port function control expansion register

If a pin is in alternative mode ($PMCn.PMCnm = 1$) some pins offer up to four alternative functions.

The PFCEn together with the PFCn register specifies which function of a pin is to be used. The corresponding port type defines whether a pin is in input or output mode.

Access This register can be read/written in 8-bit and 1-bit units. 16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value 00_H or 0000_H . This register is initialized by any reset.

7	6	5	4	3	2	1	0								
PFCEn7	PFCEn6	PFCEn5	PFCEn4	PFCEn3	PFCEn2	PFCEn1	PFCEn0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PFCEn15	PFCEn14	PFCEn13	PFCEn12	PFCEn11	PFCEn10	PFCEn9	PFCEn8	PFCEn7	PFCEn6	PFCEn5	PFCEn4	PFCEn3	PFCEn2	PFCEn1	PFCEn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-7 PFCEn register contents

Bit position	Bit name	Function
7 to 0	PFCEn[7:0]	See “Pin function configuration (overview)” on page 37 for details
15 to 0	PFCEn[15:0]	See “Pin function configuration (overview)” on page 37 for details

(5) OCDM - On-chip debug mode register

The 8-bit OCDM register specifies whether dedicated pins of the microcontroller operate in normal operation mode or can be used for on-chip debugging (N-Wire interface). The setting of this register concerns only those pins that can be used for the N-Wire interface: P05/ $\overline{\text{DRST}}$, P52/DDI, P53/DDO, P54/DCK, and P55/DMS.

To make these pins available for on-chip debugging, bit OCDM.OCDM0 must be set while pin $\overline{\text{DRST}}$ is high. If the on-chip debug mode is selected, the corresponding pins are automatically set as input or output pins, respectively. Setting of bits PMn.PMnm is not necessary.

For more details refer to “On-Chip Debug Unit” on page 723.

Writing to this register is protected by a special sequence of instructions. Please refer to “CPU System Functions” on page 135 for details.

Access This register can be read/written in 8-bit and 1-bit units.
The register can only be written if a low level ('0') is input to the P05/ $\overline{\text{DRST}}$ pin.

Address FFFF F9FC_H

Initial Value 00_H/01_H:

- After Power-On-Clear reset, the normal operation mode is selected (OCDM.OCDM0 = 0).
- After external $\overline{\text{RESET}}$, the dedicated pins are available for on-chip debugging (OCDM.OCDM0 = 1).
- After any other reset, bit OCDM0 holds the same value as before the reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	OCDM0
R	R	R	R	R	R	R	R/W

Table 2-8 OCDM register contents

Bit position	Bit name	Function
0	OCDM0	Enables/disables N-Wire interface: 0: Pins are used in normal operation mode (port mode or alternative mode). $\overline{\text{DRST}}$ pull-down resistor not connected 1: Pins are used in on-chip debug mode. $\overline{\text{DRST}}$ pull-down resistor connected

Note If the pins P05/ $\overline{\text{DRST}}$, P52/DDI, P53/DDO, P54/DCK, and P55/DMS are used as N-Wire interface pins their configuration can not be changed by the pin configuration registers.

$\overline{\text{DRST}}$ pull-down resistor $\overline{\text{DRST}}$ (P05) is equipped with an internal pull-down resistor. Connection of the resistor is controlled by OCDM.OCDM0:

- 0: resistor detached from P05/ $\overline{\text{DRST}}$
- 1: resistor attached to P05/ $\overline{\text{DRST}}$

This ensures that the microcontroller is operating correctly, even if the pins are in N-Wire mode, but no debugger is connected.

2.2.3 Pin data input/output

If a pin is in port mode, the registers for pin data input/output specify the input and output data.

(1) Pn - Port register

If a pin is in port mode ($PMCn.PMCnm = 0$), data is input from or output to an external device by writing or reading the Pn register.

For port groups with up to eight ports, this is an 8-bit register. For port groups with up to 16 ports, this is a 16-bit register.

Access This register can be read/written in 8-bit and 1-bit units.
16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value Undefined.

Note After reset, the ports are in input mode ($PMn.PMnm = 1$). The read input value is determined by the port pins.

7	6	5	4	3	2	1	0								
Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	Pn0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pn15	Pn14	Pn13	Pn12	Pn11	Pn10	Pn9	Pn8	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	Pn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-9 Pn register contents

Bit position	Bit name	Function
7 to 0 or 15 to 0	Pn[7:0] or Pn[15:0]	Data, see Table 2-10 on page 43 and Table 2-11 on page 44 for details.

Note The value written to register Pn is retained until a new value is written to register Pn.

Port mode In port mode ($PMCn.PMCnm = 0$), register PMn specifies whether a pin is in input or in output mode. Data is written to or read from the Pn register as follows:

Table 2-10 Writing/reading register Pn in port mode ($PMCn.PMCnm = 0$)

Function	PM	I/O
Write to Pn...		
...and output contents of Pn to pins	0	O
...without affecting the pin status	1	I
Read from Pn...		
...and thus read the pin status	1	I
...and disregard the pin status	0	O

Alternative mode In alternative mode ($PMCn.PMCnm = 1$), the corresponding port type defines whether a pin is in input or output mode. However, register PMn influences the writing/reading of register Pn .

In alternative mode, data is written to or read from the Pn register as follows:

Table 2-11 Writing/reading register Pn in alternative mode ($PMCn.PMCnm = 1$)

Function	PM	I/O
Write to Pn without affecting the pin status	X	–
Read from Pn ...		
...and read the value of the alternative output function (for pins in alternative output function)	0	–
...and disregard the pin status (for pins in alternative input function)		
...and thus read the pin status	1	I

Caution Although 1-bit operations (read-modify-write operations) on Pn registers are intended to modify only a single bit, the entire Pn register is read. After the single bit has been modified, the contents of the complete register is written back.

If the ports of the register Pn contain both input and output ports Pnm , the read of Pn returns

- the contents of the register Pn for output ports
- the pin status of input ports, but not the Pn register bits

That means the read value of Pn may be different to the contents of the Pn register at bit positions, which are assigned to input ports.

Thus the contents of Pn may differ to the previous value not just in the bit that was to be modified, but also in other bits.

Example:

- Register $P1$ has the contents 00_H .
- Port $P10$ is configured as an output port, all other ports of port group 1 (ports $P11$ to $P17$) are configured as input ports.
- The port pins of ports $P11$ to $P17$ all have the level “1”.
- Bit $P1.P10$ is set to 1 by a 1-bit operation.

Afterwards, register $P1$ holds the value FF_H instead of the expected value 01_H , since bits $P11$ to $P17$ have been overwritten with the corresponding pin levels “1”.

2.2.4 Configuration of pull-up resistors

(1) PUn - Port pull-up resistor option register

The PUn register specifies whether a pull-up resistor is connected to the pin.

Access This register can be read/written in 8-bit and 1-bit units.
16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value 00_H or 0000_H.. This register is cleared by any reset.

7	6	5	4	3	2	1	0								
PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUn15	PUn14	PUn13	PUn12	PUn11	PUn10	PUn9	PUn8	PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-12 PUn register contents

Bit position	Bit name	Function
7 to 0 or 15 to 0	PUn[7:0] or PUn[15:0]	Specifies whether a pull-up resistor is connected to the corresponding pin: 0: no pull-up resistor connected 1: pull-up resistor connected

Caution In Port mode, (PMCnm bit = 0), the PUnm bit of the PUn register is valid only when PMnm bit of PMn register is 0 (output mode). If PMnm bit = 1 (input mode), the setting value of PUn register is invalid (pull-up resistor is detached).

2.2.5 Open drain configuration

(1) PF_n - Port function register

If a pin is in alternative mode (PM_{Cn}.PM_{Cnm} = 1), the PF_n register specifies normal output or open-drain output.

For port groups with up to eight ports, this is an 8-bit register. For port groups with up to 16 ports, this is a 16-bit register.

Note The settings of PF_n are only valid in alternative mode.

Access This register can be read/written in 8-bit and 1-bit units. 16-bit registers can also be read/written in 16-bit units.

Address see “Port Type Diagrams” on page 51

Initial Value 00F_H or 0000_H. This register is initialized by any reset.

7	6	5	4	3	2	1	0
PFn7	PFn6	PFn5	PFn4	PFn3	PFn2	PFn1	PFn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PFn15	PFn14	PFn13	PFn12	PFn11	PFn10	PFn9	PFn8	PFn7	PFn6	PFn5	PFn4	PFn3	PFn2	PFn1	PFn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-13 PF_n register contents

Bit position	Bit name	Function
7 to 0 or 15 to 0	PFn[7:0] or PFn[15:0]	Specifies normal output or open-drain output 0: Normal output 1: Open-drain output

2.3 Port Buffers Diagrams

This chapter presents the block diagrams of all buffer types.

The tables in “*Port group configuration lists*” on page 100 informs also about the buffer type, used for each port.

(1) Buffer type 2




Figure 2-2 Block diagram: buffer type 2

(2) Buffer type 5




Figure 2-3 Block diagram: buffer type 5


(3) Buffer type 5-AF

Figure 2-4 Block diagram: buffer type 5-AF


(4) Buffer type 5-K

Figure 2-5 Block diagram: buffer type 5-K

(5) Buffer type 5-W




Figure 2-6 Block diagram: buffer type 5-W

(6) Buffer type 11-G




Figure 2-7 Block diagram: buffer type 11-G

(7) Buffer type 16




Figure 2-8 Block diagram: buffer type 16

2.4 Port Type Diagrams

This chapter presents the block diagrams of all port types.

The tables in the detailed descriptions of each port group from “Port group 0” on page 108 onwards informs also about the port type, used for each port.

2.4.1 Port type C




Figure 2-9 Port type C block diagram

Note For V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L products the input buffer has Schmitt trigger (40/80%) characteristic

2.4.2 Port type C-U




Figure 2-10 Port type C-U block diagram

2.4.3 Port type D0




Figure 2-11 Port type D0 block diagram

2.4.4 Port type D0-U




Figure 2-12 Port type D0-U block diagram

2.4.5 Port type D1




Figure 2-13 Port type D1 block diagram

2.4.6 Port type D1-U




Figure 2-14 Port type D1-U block diagram

2.4.7 Port type D1-UI




Figure 2-15 Port type D1-UI block diagram

2.4.8 Port type D3-UI




Figure 2-16 Port type D3-UI block diagram

2.4.9 Port type D1A




Figure 2-17 Port type D1A block diagram

2.4.10 Port type D1O1-UI




Figure 2-18 Port type D1O1-UI block diagram

2.4.11 Port type D2




Figure 2-19 Port type D2 block diagram

2.4.12 Port type E01-U




Figure 2-20 Port type E01-U block diagram

2.4.13 Port type E10-U




Figure 2-21 Port type E10-U block diagram

2.4.14 Port type E10-UI




Figure 2-22 Port type E10-UI block diagram

2.4.15 Port type E11-U




Figure 2-23 Port type E11-U block diagram

2.4.16 Port type E11-UI




Figure 2-24 Port type E11-UI block diagram

2.4.17 Port type E21-U




Figure 2-25 Port type E21-U block diagram

2.4.18 Port type Ex0-U




Figure 2-26 Port type Ex0-U block diagram

2.4.19 Port type Ex1-U




Figure 2-27 Port type Ex1-U block diagram

2.4.20 Port type Ex1-UI




Figure 2-28 Port type Ex1-UI block diagram

2.4.21 Port type Ex2-U




Figure 2-29 Port type Ex2-U block diagram

2.4.22 Port type F010x-U




Figure 2-30 Port type F010x-U block diagram

2.4.23 Port type F010x-UI




Figure 2-31 Port type F010x-UI block diagram

2.4.24 Port type F100x-U




Figure 2-32 Port type F100x-U block diagram

2.4.25 Port type F1010-U




Figure 2-33 Port type F1010-U block diagram

2.4.26 Port type F101x-U




Figure 2-34 Port type F101x-U block diagram

2.4.27 Port type F1100O0-U




Figure 2-35 Port type F1100O0-U block diagram

2.4.28 Port type F110001-U




Figure 2-36 Port type F110001-U block diagram

2.4.29 Port type F1100-U




Figure 2-37 Port type F1100-U block diagram

2.4.30 Port type F1110-UI




Figure 2-38 Port type F1110-UI block diagram

2.4.31 Port type F113x-UI




Figure 2-39 Port type F113x-UI block diagram

2.4.32 Port type F1x10-UI




Figure 2-40 Port type F1x10-UI block diagram

2.4.33 Port type F3x1x-UI




Figure 2-41 Port type F1x1x-UI block diagram

2.4.34 Port type F1xx001-U




Figure 2-42 Port type F1xx001-U block diagram

2.4.35 Port type Fx010-U




Figure 2-43 Port type Fx010-U block diagram

2.4.36 Port type Fx01x-U




Figure 2-44 Port type Fx01x-U block diagram

2.4.37 Port type Fx103-UI




Figure 2-45 Port type Fx103-UI block diagram

2.4.38 Port type Fx10x-U




Figure 2-46 Port type Fx10x-U block diagram

2.4.39 Port type Fx10x-UI




Figure 2-47 Port type Fx10x-UI block diagram

2.4.40 Port type Fx110-U




Figure 2-48 Port type Fx110-U block diagram

2.4.41 Port type Fx120-UF1




Figure 2-49 Port type Fx120-UF1 block diagram

2.4.42 Port type Fx123-UF1




Figure 2-50 Port type Fx123-UF1 block diagram

2.4.43 Port type Fx12x-UF1




Figure 2-51 Port type Fx12x-UF1 block diagram

2.4.44 Port type Fx13x-U




Figure 2-52 Port type Fx13x-U block diagram

2.4.45 Port type Fx210-U




Figure 2-53 Port type Fx210-U block diagram

2.4.46 Port type Fx2x0-U




Figure 2-54 Port type Fx2x0-U block diagram

2.4.47 Port type Fxx10-U




Figure 2-55 Port type Fxx10-U block diagram

2.4.48 Port type Fxx1x-U




Figure 2-56 Port type Fxx1x-U block diagram

2.4.49 Port type Fxx2x-U




Figure 2-57 Port type Fxx2x-U block diagram

2.5 Port Group Configuration

This section provides an overview of the port groups (*Table 2-14*) and of the pin functions (*Table 2-14 on page 100*). In *Table 2-40 on page 130* it is listed how the pin functions change if the microcontroller is reset.

In the subsections, for every port group the settings of the configuration registers is listed. Further, the addresses and initial values of the configuration registers are given. See “Port group 0” on page 108 to “Port group DL” on page 125.

2.5.1 Port group configuration lists

Table 2-14 provides an overview of the functions available at each port pin.

Table 2-14 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L port group list (1/3)

Port group name	Port name	Alternative outputs	Alternative inputs	Buffer type
0	P00	TOAA31	TIAA31	5-W
	P01	TOAA30	TIAA30	5-W
	P02	TOAA40	NMI/TIAA40	5-W
	P03	TOAA41	INTP0/TIAA41/ADTRG	5-W
	P04	–	INTP1/CRXD0	5-W
	P05	–	INTP2/DRST	5-AF
	P06	CTXD0	INTP3	5-W
1 ^a	P10	–	INTP9	5-W
	P11	–	INTP10	5-W
3	P30	TXDD0	–	5-W
	P31	–	RXDD0/INTP7	5-W
	P32	TOAA00/TOAA01	ASCKD0/TIAA00	5-W
	P33	TOAA01/CTXD0	TIAA01	5-W
	P34	TOAA10	TIAA10/CRXD0	5-W
	P35	TOAA11	TIAA11	5-W
	P36 ^a	–	–	5-W
	P37 ^a	–	–	5-W
	P38 ^b	TXDD2 ^a	–	5-W
	P39 ^b	–	RXDD2 ^a /INTP8 ^a	5-W
4	P40	–	SIB0/KR0/	5-W
	P41	SOB0	KR1	5-W
	P42	SCKB0	SCKB0/KR2	5-W
5	P50	–	KR0	5-W
	P51	–	KR1	5-W
	P52	–	KR2/DDI	5-W
	P53	DDO	KR3	5-W
	P54	–	KR4/DCK	5-W
	P55	–	KR5/DMS	5-W

Table 2-14 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L port group list (2/3)

Port group name	Port name	Alternative outputs	Alternative inputs	Buffer type
7	P70	–	ANI0	11-G
	P71	–	ANI1	11-G
	P72	–	ANI2	11-G
	P73	–	ANI3	11-G
	P74	–	ANI4	11-G
	P75	–	ANI5	11-G
	P76	–	ANI6	11-G
	P77	–	ANI7	11-G
	P78	–	ANI8	11-G
	P79	–	ANI9	11-G
	P710 ^b	–	ANI10	11-G
	P711 ^b	–	ANI11	11-G
	P712 ^a	–	ANI12	11-G
	P713 ^a	–	ANI13	11-G
	P714 ^a	–	ANI14	11-G
	P715 ^a	–	ANI15	11-G
9	P90	TXDD1	KR6	5-W
	P91	–	KR7/RXDD1	5-W
	P92 ^a	–	–	5-W
	P93 ^a	–	–	5-W
	P94 ^a	–	–	5-W
	P95 ^a	–	–	5-W
	P96	TOAA21	TIAA21	5-W
	P97	TOAA20	SIB1/TIAA20	5-W
	P98	SOB1	–	5-W
	P99	SCKB1	SCKB1	5-W
	P910 ^a	–	–	5-W
	P911 ^a	–	–	5-W
	P912 ^a	–	–	5-W
	P913	PCL	INTP4	5-W
	P914	SDA00	SDA00/INTP5	5-W
	P915	SCL00	SCL00/INTP6	5-W
CM	PCM0	–	–	5
	PCM1	CLKOUT	–	5
	PCM2 ^b	–	–	5
	PCM3 ^b	–	–	5
CS ^b	PCS0	–	–	5
	PCS1	–	–	5

Table 2-14 V850ES/FE3-L, V850ES/FF3-L, V850ES/FG3-L port group list (3/3)

Port group name	Port name	Alternative outputs	Alternative inputs	Buffer type
CT ^b	PCT0	—	—	5
	PCT1	—	—	5
	PCT4	—	—	5
	PCT6	—	—	5
DL	PDL0	—	—	5-K
	PDL1	—	—	5-K
	PDL2	—	—	5-K
	PDL3	—	—	5-K
	PDL4	—	—	5-K
	PDL5	—	FLMD1	5-K
	PDL6	—	—	5-K
	PDL7	—	—	5-K
	PDL8 ^b	—	—	5-K
	PDL9 ^b	—	—	5-K
	PDL10 ^b	—	—	5-K
	PDL11 ^b	—	—	5-K
	PDL12 ^a	—	—	5-K
	PDL13 ^a	—	—	5-K

a) V850ES/FG3-L only

b) V850ES/FF3-L, V850ES/FG3-L only

2.5.2 Alphabetic pin function list

Table 2-15 provides a list of all pin function names in alphabetic order.

The table does not list differences between the various devices of the V850ES/Fx3-L. These are listed in Table 2-14 on page 100.

Table 2-15 Alphabetic pin functions list (1/3)

Pin name	I/O	Pin function	Port	Pin number		
				FE3	FF3	FG3
ADTRG	I	A/D Converter 0 external trigger input	P03	15	6	18
ANI0	I	A/D Converter 0 input 0 to 15	P70	64	80	100
ANI1			P71	63	79	99
ANI2			P72	62	78	98
ANI3			P73	61	77	97
ANI4			P74	60	76	96
ANI5			P75	59	75	95
ANI6			P76	58	74	94
ANI7			P77	57	73	93
ANI8			P78	56	72	92
ANI9			P79	55	71	91
ANI10			P719	–	70	90
ANI11			P711	–	69	89
ANI12			P712	–	–	88
ANI13			P713	–	–	87
ANI14			P714	–	–	86
ANI15			P715	–	–	85
ASCKD0	I	UARTD0 baud rate clock input	P32	24	24	27
AVREF0	–	A/D Converter 0 reference voltage input	–	1	1	1
AVSS	–	A/D Converter 0 ground	–	2	2	2
BVDD	–	I/O buffer supply voltage	–	–	–	70
BVSS	–	I/O buffer supply ground	–	–	–	69
CLKOUT	O	CPU system clock output	PCM1	46	50	62
CRXD0	I	CAN receive data	P04	16	7	19
			P34	26	26	29
CTXD0	O	CAN0 transmit data	P06	18	18	21
			P33	25	25	28
DCK	I	N-Wire interface clock	P54	34	36	41
DDI	I	N-Wire interface debug data input	P52	30	34	39
DDO	O	N-Wire interface debug data output	P53	31	35	40
DMS	I	N-Wire interface debug mode select input	P55	35	37	42
$\overline{\text{DRST}}$	I	N-Wire debug interface reset	P05	17	17	20
EVDD	–	Port buffer supply voltage	–	33	31	5, 34
EVSS	–	Port buffer supply voltage	–	32	30	33

Table 2-15 Alphabetic pin functions list (2/3)

Pin name	I/O	Pin function	Port	Pin number		
				FE3	FF3	FG3
FLMD0	–	Flash programming mode setting pin	–	3	8	8
FLMD1	I	Flash programming mode setting pin	PDL5	52	62	76
INTP0	I	External interrupts INTP0 - INTP10	P03	15	6	18
INTP1			P04	16	7	19
INTP2			P05	17	17	20
INTP3			P06	18	18	21
INTP4			P913	42	44	56
INTP5			P914	43	45	57
INTP6			P915	44	46	58
INTP7			P31	23	23	26
INTP8			P39	–	–	36
INTP9			P10	–	–	3
INTP10			P11	–	–	4
KR0	I	Key interrupt KR0 - KR7	P40	19	19	22
			P50	28	32	37
KR1			P41	20	20	23
			P51	29	33	38
KR2			P42	21	21	24
			P52	30	34	39
KR3			P53	31	35	40
KR4			P54	34	36	41
KR5			P55	35	37	42
KR6			P90	36	38	43
KR7			P91	37	39	44
NMI	I	Non-maskable interrupt	P02	14	5	17
PCL	O	Programmable clock output	P913	42	44	56
REGC	–	External voltage regulator capacitor connection	–	5	10	10
RESET	I	Reset input	–	9	14	14
RXDD0	I	UARTD receive data	P31	23	23	26
RXDD1			P91	37	39	44
RXDD2			P39			36
SCKB0	I/O	Clocked Serial Interface clock lines	P42	21	21	24
SCKB1			P99	41	43	52
SCL00	I/O	I ² C0 clock line	P915	44	46	58
SDA00	I/O	I ² C0 data line	P914	43	45	57
SIB0	I	Clocked Serial Interface data input	P40	19	19	22
SIB1			P97	39	41	50
SOB0	O	Clocked Serial Interface data output	P41	20	20	23
SOB1			P98	40	42	51

Table 2-15 Alphabetic pin functions list (3/3)

Pin name	I/O	Pin function	Port	Pin number		
				FE3	FF3	FG3
TIAA00	I	Timer TAA channel 0 capture trigger input	P32	24	24	27
TIAA10			P33	25	25	28
TIAA20			P97	39	41	50
TIAA30			P01	13	4	7
TIAA40			P02	14	5	17
TIAA01	I	Timer TAA channel 1 capture trigger input	P34	26	26	29
TIAA11			P35	27	27	30
TIAA21			P96	38	40	49
TIAA31			P00	12	3	6
TIAA41			P03	15	6	18
TOAA00	O	Timer TAA channel 0 signal output	P32	24	24	27
TOAA10			P34	26	26	29
TOAA20			P97	39	41	50
TOAA30			P01	13	4	7
TOAA40			P02	14	5	17
TOAA01	O	Timer TAA channel 1 signal output	P32	24	24	27
			P33	25	25	28
TOAA11			P35	27	27	30
TOAA21			P96	38	40	49
TOAA31			P00	12	3	6
TOAA41			P03	15	6	18
TXDD0	O	UARTD transmit data	P30	22	22	25
TXDD1			P90	36	38	43
TXDD2			P38			35
VDD	–	Core supply voltage	–	4	9	9
VSS	–	Core supply ground	–	6	11	11
X1	I	Main clock resonator connection	–	7	12	12
X2	–	Main clock resonator connection	–	8	13	13
XT1	I	Sub oscillator resonator connection	–	10	15	15
XT2	–	Sub oscillator resonator connection	–	11	16	16

Note The following alternative functions are provided on two pins each:

Unit	Alternative function	I/O	Port 1	Port 2
Timer	TOAA01	O	P33	P32
CAN	CTXD0	O	P06	P33
	CRXD0	I	P04	P34
Key interrupt	KR0	I	P40	P50
	KR1	I	P41	P51
	KR2	I	P42	P52

Thus you can select on which pin the alternative function should appear. Refer to *“Pin function configuration”* on page 37.

Caution Make sure an alternative input function is only supplied from a single pin at the same time. An alternative output function can be output on several pins concurrently.
For example, if P40 operates as key interrupt KR0, P50 must not operate as key interrupt KR0.

2.5.3 Port group 0

Port group 0 is a 7-bit port group. In alternative mode, it comprises pins for the following functions:

- External interrupt (INTP0 to INTP3)
- Non-maskable interrupt (NMI)
- N-Wire debug interface reset ($\overline{\text{DRST}}$)
- A/D Converter 0 external trigger input (ADTRG)
- Timer TAA3 channels (TIAA30, TIAA31 and TOAA30, TOAA31)
- Timer TAA4 channels (TIAA40, TIAA41 and TOAA40, TOAA41)
- CAN0 transmit/receive data (CTXD0, CRXD0)

Port group 0 includes the following pins:

Table 2-16 Port group 0: pin functions and port types

Pin functions in different modes						Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMC = 0)	Alternative mode (PMCnm = 1)				On-chip debug mode (OCDM0 = 1)				
	PFCE = 0		PFCE = 1						
	Function 1 PFC = 0	Function 2 PFC = 1	Function 3 PFC = 0	Function 4 PFC = 1					
P00	TIAA31 (I)	TOAA31 (O)	–	–	–	P00 (I)	E10-U	A	S2
P01	TIAA30 (I)	TOAA30 (O)	–	–	–	P01 (I)	E10-U	A	S2
P02	NMI (I)	prohibited	TIAA40 (I)	TOAA40 (O)	–	P02 (I)	F1x10-UI	A	S2
P03	INTP0 (I)	ADTRG (I)	TIAA41 (I)	TOAA41 (O)	–	P03 (I)	F1110-UI	A	S2
P04	INTP1 (I)	CRXD0 (I)	–	–	–	P04 (I)	E11-UI	A	S1
P05	INTP2 (I)	–	–	–	$\overline{\text{DRST}}$ (I)	P05 (I) or $\overline{\text{DRST}}$ (I) ^c	D101-UI	A	S2
P06	INTP3 (I)	CTXD0 (O)	–	–	–	P06 (I)	E10-UI	B	S2

a) A: analog noise filter only for TIAAnm, NMI, INTPn, $\overline{\text{DRST}}$, ADTRG inputs

B: analog and digital noise filter

–: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) The pin function after reset depends on the reset source, that means on bit OCDM.OCDM0. Refer to “OCDM - On-chip debug mode register” on page 42 and to “On-Chip Debug Unit” on page 723.

Note Alternative functions CRXD0 and CTXD0 are provided on two pins each. Thus you can select on which pin the alternative function should appear. Refer to “Alphabetic pin function list” on page 104.

Table 2-17 Port group 0: configuration registers

Register	Address	Initial value	Used bits							
PMC0	FFFF F440 _H	00 _H	X	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00
PM0	FFFF F420 _H	FF _H	X	PM06	PM05	PM04	PM03	PM02	PM01	PM00
PFC0	FFFF F460 _H	00 _H	X	PFC06	X	PFC04	PFC03	PFC02	PFC01	PFC00
PFCE0	FFFF F700 _H	00 _H	X	X	X	X	PFCE03	PFCE02	X	X
OCDM	FFFF F9FC _H	00 _H / 01 _H ^a	0	0	0	0	0	0	0	OCDM0
P0	FFFF F400 _H	undefined	X	P06	P05	P04	P03	P02	P01	P00
PU0	FFFF FC40 _H	00 _H	X	PU06	PU05	PU04	PU03	PU02	PU01	PU00

^{a)} Depends on the reset source (Refer to “OCDM - On-chip debug mode register” on page 42 and to “On-Chip Debug Unit” on page 723)

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.4 Port group 1 (V850ES/FG3-L)

Note Port group 1 is available only for V850ES/FG3-L.

Port group 1 is a 2-bit port group. In alternative mode, it comprises pins for the following functions:

- External interrupt (INTP9 and INTP10)

Port group 1 includes the following pins:

Table 2-18 Port group 1: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
P10	INTP9 (I)	P10 (I)	D1-UI	A	S2
P11	INTP10 (I)	P11 (I)	D1-UI	A	S2

a) A: analog noise filter only for INTPn inputs

B: analog and digital noise filter

–: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

Table 2-19 Port group 1: configuration registers

Register	Address	Initial value	Used bits							
PMC1	FFFF F442 _H	00 _H	X	X	X	X	X	X	PMC11	PMC10
PM1	FFFF F422 _H	FF _H	X	X	X	X	X	X	PM11	PM10
P1	FFFF F402 _H	undefined	X	X	X	X	X	X	P11	P10
PU1	FFFF FC42 _H	00 _H	X	X	X	X	X	X	PU11	PU10

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.5 Port group 3

Port group 3 is a 10-bit port group. In alternative mode, it comprises pins for the following functions:

- External interrupt (INTP7 and INTP8)
- Timer TAA0 channels (TIAA00, TIAA01 and TOAA00, TOAA01)
- Timer TAA1 channels (TIAA10, TIAA11 and TOAA10, TOAA11)
- CAN0 transmit/receive data (CTXD0, CRXD0)
- UARTD0 transmit/receive data (TXDD0, RXDD0)
- UARTD0 baud rate clock input (ASCKD0)

Port group 3 includes the following pins:

Table 2-20 Port group 3: pin functions and buffer types

Pin functions in different modes					Pin function after reset	Port type	Noise filter ^a	Input charact. _b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)							
	PFCE = 0		PFCE = 1					
	Function 1 PFC = 0	Function 2 PFC = 1	Function 3 PFC = 0	Function 4 PFC = 1				
P30	TXDD0 (O)	–	–	–	P30 (I)	D0-U	–	S1
P31	RXDD0 (I) INTP7 (I)	–	–	–	P31 (I)	D3-UI	A	S1
P32	ASCKD0 (I)	TOAA01 (O)	TIAA00 (I)	TOAA00 (O)	P32 (I)	F1010-U	A	S2
P33	TIAA01 (I)	TOAA01 (O)	CTXD0 (O)	prohibited	P33 (I)	F100x-U	A	S2
P34	TIAA10 (I)	TOAA10 (O)	CRXD0 (I)	prohibited	P34 (I)	F101x-U	A	S1
P35	TIAA11 (I)	TOAA11 (O)	–	–	P35 (I)	E10-U	A	S2
P36 ^c	–	–	–	–	P36 (I)	C-U	–	S1
P37 ^c	–	–	–	–	P37 (I)	C-U	–	S1
P38 ^c	TXDD2(O) ^c	–	–	–	P38 (I)	C-U ^d D0-U	–	S1
P39 ^c	RXDD2 (I) ^c / INTP8 (I) ^c	–	–	–	P39 (I)	C-U ^d D3-UI	A	S1

a) A: analog noise filter only for INTPn, TIAAnm inputs

B: analog and digital noise filter

–: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) not available for V850ES/FE3-L, V850ES/FF3-L

d) for V850ES/FF3-L

Note Alternative functions CRXD0, CTXD0, and TOAA01 are provided on two pins each. Thus you can select on which pin the alternative function should appear. Refer to “Pin function configuration” on page 37.

Table 2-21 Port group 3: configuration registers

Register	Address	Initial value	Used bits							
V850ES/FE3-L										
PMC3L	FFFF F446 _H	00 _H	X	X	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
PM3L	FFFF F426 _H	FF _H	X	X	PM35	PM34	PM33	PM32	PM31	PM30
PFC3L	FFFF F466 _H	00 _H	X	X	PFC35	PFC34	PFC33	PFC32	X	X
PFCE3L	FFFF F706 _H	00 _H	X	X	X	PFEC34	PFCE33	PFCE32	X	X
P3L	FFFF F406 _H	undefined	X	X	P35	P34	P33	P32	P31	P30
PU3L	FFFF FC46 _H	00 _H	X	X	PU35	PU34	PU33	PU32	PU31	PU30
V850ES/FF3-L										
PMC3L	FFFF F446 _H	00 _H	X	X	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
PM3L	FFFF F426 _H	FF _H	X	X	PM35	PM34	PM33	PM32	PM31	PM30
PM3H	FFFF F427 _H	FF _H	X	X	X	X	X	X	PM39	PM38
PM3 (16 bit)	FFFF F426 _H	FFFF _H	PM315 to PM38 (PM3H)				PM37 to PM30 (PM3L)			
PFC3L	FFFF F466 _H	00 _H	X	X	PFC35	PFC34	PFC33	PFC32	X	X
PFCE3L	FFFF F706 _H	00 _H	X	X	X	PFEC34	PFCE33	PFCE32	X	X
P3L	FFFF F406 _H	undefined	X	X	P35	P34	P33	P32	P31	P30
P3H	FFFF F407 _H	undefined	X	X	X	X	X	X	P39	P38
P3 (16 bit)	FFFF F406 _H	undefined	P315 to P38 (P3H)				P37 to P30 (P3L)			
PU3L	FFFF FC46 _H	00 _H	X	X	PU35	PU34	PU33	PU32	PU31	PU30
PU3H	FFFF FC47 _H	00 _H	X	X	X	X	X	X	PU39	PU38
PU3 (16 bit)	FFFF FC46 _H	0000 _H	PU315 to PU38 (PU3H)				PU37 to PU30 (PU3L)			
V850ES/FG3-L										
PMC3L	FFFF F446 _H	00 _H	PMC37	PMC36	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
PMC3H	FFFF F447 _H	00 _H	X	X	X	X	X	X	PMC39	PMC38
PMC3 (16 bit)	FFFF F446 _H	0000 _H	PMC315 to PMC38 (PMC3H)				PMC37 to PMC30 (PMC3L)			
PM3L	FFFF F426 _H	FF _H	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30
PM3H	FFFF F427 _H	FF _H	X	X	X	X	X	X	PM39	PM38
PM3 (16 bit)	FFFF F426 _H	FFFF _H	PM315 to PM38 (PM3H)				PM37 to PM30 (PM3L)			
PFC3L	FFFF F466 _H	00 _H	X	X	PFC35	PFC34	PFC33	PFC32	X	X
PFCE3L	FFFF F706 _H	00 _H	X	X	X	PFEC34	PFCE33	PFCE32	X	X
P3L	FFFF F406 _H	undefined	P37	P36	P35	P34	P33	P32	P31	P30
P3H	FFFF F407 _H	undefined	X	X	X	X	X	X	P39	P38
P3 (16 bit)	FFFF F426 _H	undefined	P315 to P38 (P3H)				P37 to P30 (P3L)			
PU3L	FFFF FC46 _H	00 _H	PU37	PU36	PU35	PU34	PU33	PU32	PU31	PU30
PU3H	FFFF FC47 _H	00 _H	X	X	X	X	X	X	PU39	PU38
PU3 (16 bit)	FFFF FC46 _H	0000 _H	PU315 to PU38 (PU3H)				PU37 to PU30 (PU3L)			

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

All 16-bit registers can be accessed in 16-bit units.

2.5.6 Port group 4

Port group 4 is a 3-bit port group. In alternative mode, it comprises pins for the following functions:

- External interrupt (INTP14)
- Key interrupt input (KR0 to KR2)
- Clocked Serial Interface CSIB0 data/clock line (SIB0, SOB0, SCKB0)

Port group 4 includes the following pins:

Table 2-22 Port group 4: pin functions and buffer

Pin functions in different modes					Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)							
	PFCE = 0		PFCE = 1					
	Function 1 PFC = 0	Function 2 PFC = 1	Function 3 PFC = 0	Function 4 PFC = 1				
P40	SIB0 (I)	KR0 (I)	–	–	P40 (I)	E11-U	A	S1
P41	SOB0 (O)	KR1 (I)	–	–	P41 (I)	E01-U	A	S2
P42	SCKB0 (I/O)	KR2 (I)	–	–	P42 (I)	E21-U	A	S2

a) A: analog noise filter only for KRn, INTPn inputs

B: analog and digital noise filter

—: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

Note Alternative functions KR0 to KR2 are provided on two pins each. Thus you can select on which pin the alternative function should appear. Refer to “Pin function configuration” on page 37.

Table 2-23 Port group 4: configuration registers

Register	Address	Initial value	Used bits							
PMC4	FFFF F448 _H	00 _H	X	X	X	X	X	PMC42	PMC41	PMC40
PM4	FFFF F428 _H	FF _H	X	X	X	X	X	PM42	PM41	PM40
PFC4	FFFF F468 _H	00 _H	X	X	X	X	X	PFC42	PFC41	PFC40
P4	FFFF F408 _H	undefined	X	X	X	X	X	P42	P41	P40
PU4	FFFF FC48 _H	00 _H	X	X	X	X	X	PU42	PU41	PU40

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.7 Port group 5

Port group 5 is an 8-bit port group. In alternative mode, it comprises pins for the following functions:

- Key interrupt input 0 to 5 (KR0 to KR5)
- N-Wire debug interface signals (DDI, DDO, DCK, DMS)

Port group 5 includes the following pins:

Table 2-24 Port group 5: pin functions and buffer types

Pin functions in different modes					On-chip debug mode (OCDM0 = 1)	Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMC = 0)	Alternative mode (PMCnm = 1)								
	PFCE = 0		PFCE = 1						
	Function 1 PFC = 0	Function 2 PFC = 1	Function 3 PFC = 0	Function 4 PFC = 1					
P50	KR0 (I)	–	–	–	–	P50 (I)	D1-U	A	S2
P51	KR1 (I)	–	–	–	–	P51 (I)	D1-U	A	S2
P52	KR2 (I)	–	–	–	DDI (I)	P52 (I) or DDI (I) ^c	D101-U	A	S2
P53	KR3 (I)	–	–	–	DDO (O)	P53 (I) or DDO (O) ^c	D101-U	A	S2
P54	KR4 (I)	–	–	–	DCK (I)	P54 (I) or DCK (I) ^c	D101-U	A	S2
P55	KR5 (I)	–	–	–	DMS (I)	P55 (I) or DMS (I) ^c	D101-U	A	S2

a) A: analog noise filter only for KRn, TIABnm inputs
B: analog and digital noise filter
–: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) The pin function after reset depends on the reset source, that means on bit OCDM.OCDM0. Refer to “OCDM - On-chip debug mode register” on page 42 and to “On-Chip Debug Unit” on page 723.

Note Alternative functions KR0 to KR2 are provided on two pins each. Thus you can select on which pin the alternative function should appear. Refer to “Pin function configuration” on page 37.

Table 2-25 Port group 5: configuration registers

Register	Address	Initial value	Used bits							
PMC5	FFFF F44A _H	00 _H	X	X	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50
PM5	FFFF F42A _H	FF _H	X	X	PM55	PM54	PM53	PM52	PM51	PM50
OCDM	FFFF F9FC _H	00 _H / 01 _H ^a	0	0	0	0	0	0	0	OCDM0
P5	FFFF F40A _H	undefined	X	X	P55	P54	P53	P52	P51	P50
PU5	FFFF FC4A _H	00 _H	X	X	PU55	PU54	PU53	PU52	PU51	PU50

^{a)} Depends on the reset source (Refer to “OCDM - On-chip debug mode register” on page 42 and to “On-Chip Debug Unit” on page 723)

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.8 Port group 7

Port group 7 is a 16-bit port group. It includes pins for the following functions:

- A/D Converter 0 inputs

Port group 7 includes the following pins:

Table 2-26 Port group 7: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
P70	ANI0 (I)	P70 (I)	D1A	—	x
P71	ANI1 (I)	P71 (I)	D1A	—	x
P72	ANI2 (I)	P72 (I)	D1A	—	x
P73	ANI3 (I)	P73 (I)	D1A	—	x
P74	ANI4 (I)	P74 (I)	D1A	—	x
P75	ANI5 (I)	P75 (I)	D1A	—	x
P76	ANI6 (I)	P76 (I)	D1A	—	x
P77	ANI7 (I)	P77 (I)	D1A	—	x
P78	ANI8 (I)	P78 (I)	D1A	—	x
P79	ANI9 (I)	P79 (I)	D1A	—	x
P710 ^c	ANI10 (I)	P710 (I)	D1A	—	x
P711 ^c	ANI11 (I)	P711 (I)	D1A	—	x
P712 ^d	ANI12 (I)	P712 (I)	D1A	—	x
P713 ^d	ANI13 (I)	P713 (I)	D1A	—	x
P714 ^d	ANI14 (I)	P714 (I)	D1A	—	x
P715 ^d	ANI15 (I)	P715 (I)	D1A	—	x

a) A: analog noise filter; B: analog and digital noise filter; —: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) not available for V850ES/FE3-L

d) not available for V850ES/FE3-L and V850ES/FF3-L

Table 2-27 Port group 7: configuration registers

Register	Address	Initial value	Used bits							
PMC7L	FFFF F44E _H	00 _H	PMC77	PMC76	PMC75	PMC74	PMC73	PMC72	PMC71	PMC70
PMC7H	FFFF F44F _H	00 _H	PMC715 ^a	PMC714 ^a	PMC713 ^a	PMC712 ^a	PMC711 ^b	PMC710 ^b	PMC79	PMC78
PM7L	FFFF F42E _H	FF _H	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70
PM7H	FFFF F42F _H	FF _H	PM715 ^a	PM714 ^a	PM713 ^a	PM712 ^a	PM711 ^b	PM710 ^b	PM79	PM78
P7L	FFFF F40E _H	undefined	P77	P76	P75	P74	P73	P72	P71	P70
P7H	FFFF F40F _H	undefined	P715 ^a	P714 ^a	P713 ^a	P712 ^a	P711 ^b	P710 ^b	P79	P78

a) not available for V850ES/FE3-L and V850ES/FF3-L

b) not available for V850ES/FE3-L

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.
All 16-bit registers can be accessed in 16-bit units.

Caution The port status cannot be read if the port is used as an analog input.

2.5.9 Port group 9

Port group 9 is an 16-bit port group. In alternative mode, it comprises pins for the following functions:

- External interrupt (INTP4 to INTP6)
- Key interrupt input 6 to 7 (KR6 to KR7)
- Timer TAA2 channels (TIAA20, TIAA21 and TOAA20, TOAA21)
- Clocked Serial Interface CSIB1 data/clock line (SOB1, SIB1, SCKB1)
- UARTD1 transmit/receive data (TXDD1, RXDD1)
- I²C data/clock line (SDA00, SCL00)
- Programmable clock output (PCL)

Note If P914 and P915 are in output port mode (PMC9.PMC9m = 0 and PM9.PM9m = 0), the PF9H register specifies normal output or open-drain output.

Table 2-28 Port group 9: pin functions and buffer types

Pin functions in different modes					Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)							
	PFCE = 0		PFCE = 1					
	Function 1 PFC = 0	Function 2 PFC = 1	Function 3 PFC = 0	Function 4 PFC = 1				
P90	prohibited	KR6 (I)	TXDD1 (O)	prohibited	P90 (I)	Fx10x-U	A	S2
P91	prohibited	KR7 (I)	RXDD1 (I) KR7 (I)	prohibited	P91 (I)	Fx13x-U	A	S1
P92 ^c	–	–	–	–	P92 (I)	C-U	–	S2
P93 ^c	–	–	–	–	P93 (I)	C-U	–	S2
P94 ^c	–	–	–	–	P94 (I)	C-U	–	S2
P95 ^c	–	–	–	–	P95 (I)	C-U	–	S2
P96	prohibited	prohibited	TIAA21 (I)	TOAA21 (O)	P96 (I)	Fxx10-U	A	S2
P97	prohibited	SIB1 (I)	TIAA20 (I)	TOAA20 (O)	P97 (I)	Fx110-U	A	S2
P98	prohibited	SOB1 (O)	prohibited	prohibited	P98 (I)	Ex0-U	–	S2
P99	prohibited	SCKB1 (I/O)	prohibited	prohibited	P99 (I)	Ex2-U	A	S2
P910 ^c	–	–	–	–	P910 (I)	C-U	–	S2
P911 ^c	–	–	–	–	P911 (I)	C-U	–	S1
P912 ^c	–	–	–	–	P912 (I)	C-U	–	S2
P913	prohibited	INTP4	PCL (O)	INTP4 (I)	P913 (I)	Fx10x-UI	A	S1
P914	prohibited	INTP5	SDA00 (I/O)	INTP5 (I)	P914 (I)	Fx12x-UFI	A	S1
P915	prohibited	INTP6	SCL00 (I/O)	prohibited	P915 (I)	Fx12x-UFI	A	S1

a) A: analog noise filter only for KRn, TIABnm inputs

B: analog and digital noise filter

–: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) not available for V850ES/FE3-L and V850ES/FF3-L

Table 2-29 Port group 9: V850ES/FE3-L, V850ES/FF3-L configuration registers

Register	Address	Initial value	Used bits							
PMC9L	FFFF F452 _H	00 _H	PMC97	PMC96	X	X	X	X	PMC91	PMC90
PMC9H	FFFF F453 _H	00 _H	PMC915	PMC914	PMC913	X	X	X	PMC99	PMC98
PMC9 (16 bit)	FFFF F452 _H	0000 _H	PMC915 to PMC98 (PMC9H)				PMC97 to PMC90 (PMC9L)			
PM9L	FFFF F432 _H	FF _H	PM97	PM96	X	X	X	X	PM91	PM90
PM9H	FFFF F433 _H	FF _H	PM915	PM914	PM913	X	X	X	PM99	PM98
PM9 (16 bit)	FFFF F432 _H	FFFF _H	PM915 to PM98 (PM9H)				PM97 to PM90 (PM9L)			
PFC9L	FFFF F472 _H	00 _H	PFC97	PFC96	X	X	X	X	PFC91	PFC90
PFC9H	FFFF F473 _H	00 _H	PFC915	PFC914	PFC913	X	X	X	PFC99	PFC98
PFC9 (16 bit)	FFFF F472 _H	0000 _H	PFC915 to PFC98 (PFC9H)				PFC97 to PFC90 (PFC9L)			
PFCE9L	FFFF F712 _H	00 _H	PFCE97	PFCE96	X	X	X	X	PFCE91	PFCE90
PFCE9H	FFFF F713 _H	00 _H	PFCE915	PFCE914	PFCE913	X	X	X	X	X
PFCE9 (16 bit)	FFFF F712 _H	0000 _H	PFCE915 to PFCE98 (PFCE9H)				PFCE97 to PFCE90 (PFCE9L)			
P9L	FFFF F412 _H	undefined	P97	P96	X	X	X	X	P91	P90
P9H	FFFF F413 _H	undefined	P915	P914	P913	X	X	X	P99	P98
P9 (16 bit)	FFFF F412 _H	undefined	P915 to P98 (P9H)				P97 to P90 (P9L)			
PU9L	FFFF FC52 _H	00 _H	PU97	PU96	X	X	X	X	PU91	PU90
PU9H	FFFF FC53 _H	00 _H	PU915	PU914	PU913	X	X	X	PU99	PU98
PU9 (16 bit)	FFFF FC52 _H	0000 _H	PU915 to PU98 (PU9H)				PU97 to PU90 (PU9L)			
PF9H	FFFF FC73 _H	00 _H	PF915	PF914	X	X	X	X	X	X

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

All 16-bit registers can be accessed in 16-bit units.

Table 2-30 Port group 9: V850ES/FG3-L configuration registers

Register	Address	Initial value	Used bits							
PMC9L	FFFF F452 _H	00 _H	PMC97	PMC96	X	X	X	X	PMC91	PMC90
PMC9H	FFFF F453 _H	00 _H	PMC915	PMC914	PMC913	X	X	X	PMC99	PMC98
PMC9 (16 bit)	FFFF F452 _H	0000 _H	PMC915 to PMC98 (PMC9H)				PMC97 to PMC90 (PMC9L)			
PM9L	FFFF F432 _H	FF _H	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90
PM9H	FFFF F433 _H	FF _H	PM915	PM914	PM913	PM912	PM911	PM910	PM99	PM98
PM9 (16 bit)	FFFF F432 _H	FFFF _H	PM915 to PM98 (PM9H)				PM97 to PM90 (PM9L)			
PFC9L	FFFF F472 _H	00 _H	PFC97	PFC96	X	X	X	X	PFC91	PFC90
PFC9H	FFFF F473 _H	00 _H	PFC915	PFC914	PFC913	X	X	X	PFC99	PFC98
PFC9 (16 bit)	FFFF F472 _H	0000 _H	PFC915 to PFC98 (PFC9H)				PFC97 to PFC90 (PFC9L)			
PFCE9L	FFFF F712 _H	00 _H	PFCE97	PFCE96	X	X	X	X	PFCE91	PFCE90
PFCE9H	FFFF F713 _H	00 _H	PFCE915	PFCE914	PFCE913	X	X	X	X	X
PFCE9 (16 bit)	FFFF F712 _H	0000 _H	PFCE915 to PFCE98 (PFCE9H)				PFCE97 to PFCE90 (PFCE9L)			
P9L	FFFF F412 _H	undefined	P97	P96	P95	P94	P93	P92	P91	P90
P9H	FFFF F413 _H	undefined	P915	P914	P913	P912	P911	P910	P99	P98
P9 (16 bit)	FFFF F412 _H	undefined	P915 to P98 (P9H)				P97 to P90 (P9L)			
PU9L	FFFF FC52 _H	00 _H	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90
PU9H	FFFF FC53 _H	00 _H	PU915	PU914	PU913	PU912	PU911	PU910	PU99	PU98
PU9 (16 bit)	FFFF FC52 _H	0000 _H	PU915 to PU98 (PU9H)				PU97 to PU90 (PU9L)			
PF9H	FFFF FC73 _H	00 _H	PF915	PF914	X	X	X	X	X	X

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

All 16-bit registers can be accessed in 16-bit units.

2.5.10 Port group CM

Port group CM is a 6-bit port group. In alternative mode, it comprises pins for the following functions:

- CPU system clock output (CLKOUT)

Port group CM includes the following pins:

Table 2-31 Port group CM: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
PCM0	–	PCM0 (I)	C	–	x
PCM1	CLKOUT (O)	PCM1 (I)	D0	–	x
PCM2 ^c	–	PCM2 (I)	C	–	x
PCM3 ^c	–	PCM3 (I)	C	–	x

a) A: analog noise filter; B: analog and digital noise filter; –: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) Not available on V850ES/FE3-L

Table 2-32 Port group CM: configuration registers

Register	Address	Initial value	Used bits							
PMCCM	FFFF F04C _H	00 _H	X	X	X	X	X	X	PMCCM1	X
PMCM	FFFF F02C _H	FF _H	X	X	X	X	PMCM3 ^a	PMCM2	PMCM1	PMCM0
PCM	FFFF F00C _H	undefined	X	X	X	X	PCM3 ^a	PCM2 ^a	PCM1	PCM0

a) not available for V850ES/FE3-L

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.11 Port group CS (V850ES/FF3-L, V850ES/FG3-L)

Note Port group CS is available only for V850ES/FF3-L, V850ES/FG3-L

Port group CS is an 8-bit port group. In alternative mode, it comprises pins for the following functions:

Port group CS includes the following pins:

Table 2-33 Port group CS: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
PCS0	–	PCS0 (I)	C	–	x
PCS1	–	PCS1 (I)	C	–	x

a) A: analog noise filter; B: analog and digital noise filter; –: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

Table 2-34 Port group CS: configuration registers

Register	Address	Initial value	Used bits							
PMCS	FFFF F028 _H	FF _H	X	X	X	X	X	X	PMCS1	PMCS0
PCS	FFFF F008 _H	undefined	X	X	X	X	X	X	PCS1	PCS0

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.12 Port group CT (V850ES/FF3-L, V850ES/FG3-L)

Note Port group CT is available only for V850ES/FF3-L, V850ES/FG3-L.

Port group CT is an 8-bit port group. In alternative mode, it comprises pins for the following functions:

Port group CT includes the following pins:

Table 2-35 Port group CT: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
PCT0	—	PCT0 (I)	C	—	x
PCT1	—	PCT1 (I)	C	—	x
PCT4	—	PCT4 (I)	C	—	x
PCT6	—	PCT6 (I)	C	—	x

a) A: analog noise filter; B: analog and digital noise filter; —: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

Table 2-36 Port group CT: configuration registers

Register	Address	Initial value	Used bits							
PMCT	FFFF F02A _H	FF _H	X	PMCT6	X	PMCT4	X	X	PMCT1	PMCT0
PCT	FFFF F00A _H	undefined	X	PCT6	X	PCT4	X	X	PCT1	PCT0

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

2.5.13 Port group DL

Port group DL is an 16-bit input/output port group.

Port group DL includes the following pins:

Table 2-37 Port group DL: pin functions and buffer types

Pin functions in different modes		Pin function after reset	Port type	Noise filter ^a	Input charact. ^b
Port mode (PMCnm = 0)	Alternative mode (PMCnm = 1)				
PDL0	—	PDL0 (I)	C	—	S2
PDL1	—	PDL1 (I)	C	—	S2
PDL2	—	PDL2 (I)	C	—	S2
PDL3	—	PDL3 (I)	C	—	S2
PDL4	—	PDL4 (I)	C	—	S2
PDL5	FLMD1 (I)	PDL5 (I)	C	—	S2
PDL6	—	PDL6 (I)	C	—	S2
PDL7	—	PDL7 (I)	C	—	S2
PDL8 ^c	—	PDL8 (I)	C	—	S2
PDL9 ^c	—	PDL9 (I)	C	—	S2
PDL10 ^c	—	PDL10 (I)	C	—	S2
PDL11 ^c	—	PDL11 (I)	C	—	S2
PDL12 ^d	—	PDL12 (I)	C	—	S2
PDL13 ^c	—	PDL13 (I)	C	—	S2

a) A: analog noise filter; B: analog and digital noise filter; —: no noise filter

b) S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS

c) not available for V850ES/FE3-L

d) not available for V850ES/FE3-L, V850ES/FF3-L

Table 2-38 Port group DL: configuration registers

Register	Address	Initial value	Used bits							
PMDLL	FFFF F024 _H	FF _H	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0
PMDLH ^a	FFFF F025 _H	FF _H	X	X	PMDL13 ^b	PMDL12 ^b	PMDL11 ^a	PMDL10 ^a	PMDL9	PMDL8
PMDL (16 bit) ^a	FFFF F024 _H	FFFF _H	PMDL15 to PMDL8 (PMDLH)				PMDL7 to PMDL0 (PMDLL)			
PDLL	FFFF F004 _H	undefined	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0
PDLH ^a	FFFF F005 _H	undefined	X	X	PDL13 ^b	PDL12 ^b	PDL11 ^a	PDL10 ^a	PDL9	PDL8
PDL (16 bit) ^a	FFFF F004 _H	undefined	PDL15 to PDL8 (PDLH)				PDL7 to PDL0 (PDLL)			

a) not available for V850ES/FE3-L

b) not available for V850ES/FE3-L, V850ES/FF3-L

Access All 8-bit registers can be accessed in 8-bit or 1-bit units.

All 16-bit registers can be accessed in 16-bit units.

2.6 Noise Elimination

The input signals at some pins are passing a filter to remove noise and glitches. The microcontroller supports both analog and digital filters.

In *Table 2-16 on page 108* and in the following tables it is listed whether a pin is equipped with an analog filter, a digital filter, both analog and digital filter, or no filter at all.

2.6.1 Analog filtered inputs

The following input signals are passed through an analog filter to remove noise and glitches:

- Non-maskable interrupt (NMI)
- External interrupts (INTPn)
- Key interrupt inputs (KRn)
- Timer TAA trigger inputs (TIAAnm)
- A/D converter external input triggers (ADTRG)
- N-Wire debug interface reset (DRST)

The analog filter suppresses input pulses that are shorter than a specified pulse width (refer to the Electrical Target Specification). This assures the hold time for the external interrupt signals.

The analog filter operates in all modes (normal mode and standby modes). It is only effective if the corresponding pin works in alternative input mode and not as a general purpose I/O port.

2.6.2 Digitally filtered inputs

The input signal INTP3 is passed through both an analog and a digital filter.

The digital filter operates in all modes, in which fXX is available. Thus, it does not operate in standby modes (if fXT is used as the sampling clock, it can operate in standby modes). The digital filter is only effective if the corresponding pin works in alternative input mode and not as a general purpose I/O port.

Filter operation The input terminal signal is sampled with the sampling frequency f_s . Spikes shorter than $N-1$ sampling cycles are suppressed and no internal signal is generated. Pulses longer than N sampling cycles are recognized as valid pulses and an internal signal is generated. The pulses between $N-1$ and N sampling cycles are eliminated as noise, or detected as a valid edge. The characteristics of the digital filter can be set by the NFC register.

The characteristic of the digital noise filter is determined by the register NFC:

- f_s is defined by NFC.NFC[2:0]
 f_s is the sampling frequency. Together with N it defines the minimum input terminal pulse width to be validated.
- N is defined by NFC.NFSTS
 Possible values for N are 2 or 3.

The filter operation is illustrated in *Figure 2-58* for NFC.NFSTS = 0 ($N = 3$).




Figure 2-58 Digital noise removal example for NFC.NFSTS = 0 ($N = 3$)

(1) NFC - Digital noise filter control register

The 8-bit NFC register specifies the noise elimination circuit for signal INTP3.

Access This register can be read/written in 8-bit and 1-bit units.

Address FFFF F318_H

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
NFEN	NFSTS	0	0	0	NFC2	NFC1	NFC0
R/W	R/W	R	R	R	R/W	R/W	R/W

Table 2-39 NFC register contents

Bit position	Bit name	Function																																			
7	NFEN	Enables/disables digital noise elimination at pin INTP3: 0: Digital noise elimination is disabled. 1: Digital noise elimination is enabled.																																			
6	NFSTS	Defines the number of sampling periods N of f_s to validate the external signal: 0: N = 3 1: N = 2																																			
2 to 0	NFC[2:0]	Defines the sampling frequency f_s for digital noise removal:																																			
		<table><tr><th>NFC2</th><th>NFC1</th><th>NFC0</th><th>Sampling frequency f_s</th></tr><tr><td>0</td><td>0</td><td>0</td><td>$f_{xx}/64$</td></tr><tr><td>0</td><td>0</td><td>1</td><td>$f_{xx}/128$</td></tr><tr><td>0</td><td>1</td><td>0</td><td>$f_{xx}/256$</td></tr><tr><td>0</td><td>1</td><td>1</td><td>$f_{xx}/512$</td></tr><tr><td>1</td><td>0</td><td>0</td><td>$f_{xx}/1024$</td></tr><tr><td>1</td><td>0</td><td>1</td><td>f_{xt}</td></tr><tr><td>1</td><td>1</td><td>0</td><td rowspan="2">setting prohibited</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	NFC2	NFC1	NFC0	Sampling frequency f_s	0	0	0	$f_{xx}/64$	0	0	1	$f_{xx}/128$	0	1	0	$f_{xx}/256$	0	1	1	$f_{xx}/512$	1	0	0	$f_{xx}/1024$	1	0	1	f_{xt}	1	1	0	setting prohibited	1	1	1
		NFC2	NFC1	NFC0	Sampling frequency f_s																																
		0	0	0	$f_{xx}/64$																																
		0	0	1	$f_{xx}/128$																																
		0	1	0	$f_{xx}/256$																																
		0	1	1	$f_{xx}/512$																																
		1	0	0	$f_{xx}/1024$																																
		1	0	1	f_{xt}																																
		1	1	0	setting prohibited																																
1	1	1																																			

Note 1. f_{xx} = system clock
 f_{xt} = Sub oscillator frequency).

Remark If f_s is set to $f_{XX}/64$, $f_{XX}/128$, $f_{XX}/256$, $f_{XX}/512$, $f_{XX}/1024$, or $f_{XX}/2048$, it cannot be used to release the standby mode, because the sampling clock stops in the IDLE1, IDLE2 mode, or STOP mode. In this case, set f_s to f_{XT} or connect the analog noise elimination circuit (setting not to execute digital noise elimination) to release the standby mode.

Caution After the sampling clock has been changed, it takes N sampling clocks (defined sampling frequency N = 3 or 2) to initialize the digital noise eliminator. Therefore, if an INTP3 valid edge is input within these N sampling clocks time after the sampling clock has been changed, an interrupt request signal may be generated.
Therefore, be careful about the following points when using the interrupt and

DMA functions.

When using the interrupt function, after the N sampling clocks (selected sampling frequency $N = 3$ or 2) have elapsed, enable interrupts after the interrupt request flag (PIC3.PIF3 bit) has been cleared.

When using the DMA function (started by INTP3), enable DMA after the N sampling clocks have elapsed.

2.7 Pin Functions in Reset and Power Save Modes

The following table summarizes the status of the pins during reset and power save modes and after release of these operating states in normal operation mode.

The reset source makes a difference concerning the N-Wire debugger interface pins $\overline{\text{DRST}}$, DDI, DDO, DCK and DMS after reset release. An external $\overline{\text{RESET}}$ or an internal Power-On-Clear switches all pins to input port mode, while all other internal reset sources make the pins available for the debugger.

In contrast to all other power save modes the HALT mode suspends only the CPU operation and has no effect on any pin status.

Table 2-40 Pin functions and reset / power save modes

Operating status		Pin status
external $\overline{\text{RESET}}$	during	<ul style="list-style-type: none"> P05/$\overline{\text{DRST}}$: P05 port input with internal pull-down resistor all other pins: Hi-impedence
	after	<ul style="list-style-type: none"> P05/$\overline{\text{DRST}}$: $\overline{\text{DRST}}$ input with internal pull-down resistor P52/DDI, P54/DCK, P55/DMS: DDI, DCK, DMS inputs P53/DDO: DDO output all other pins: input port mode
Power-On-Clear (POC)	during	<ul style="list-style-type: none"> P05/$\overline{\text{DRST}}$: P05 port input with internal pull-down resistor all other pins: Hi-impedence
	after	input port mode
all other reset sources	during	<ul style="list-style-type: none"> P05/$\overline{\text{DRST}}$, P52/DDI, P53/DDI, P54/DCK, P55/DMS: same as before reset all other pins: input port mode
	after	
HALT mode	during	same as before HALT mode
	after	
IDLE 1, IDLE 2, STOP mode	during	same as before power save mode: <ul style="list-style-type: none"> Output signals are valid and output levels are remained. Input signals with wake-up capability^a are valid. Input signals without wake-up capability are ignored.
	after	same as before power save mode

a) Inputs with wake-up capability: external interrupts (INTP0 to INTP11, NMI) and CAN0 receive data (CRXD0)

2.8 Recommended Connection of unused Pins

If a pin is not used, it is recommended to connect it as follows:

Table 2-41 Recommended connection of unused pins

Pin	Recommended connection
Port pins	
pins of port groups 0, 1, 3 to 5, 9 (except P05 of port group 0)	<ul style="list-style-type: none"> output pins: leave open input pins: connect to EVDD or EVSS via a resistor
P05 of port group 0	<ul style="list-style-type: none"> output pins: leave open input pins: connect to EVSS via a resistor
pins of port groups 7	<ul style="list-style-type: none"> output pins: leave open input pins: connect to AVREF0 or AVSS via a resistor
pins of port groups CM, CS, CT, DL	<ul style="list-style-type: none"> output pins: leave open input pins: connect to BVDD or BVSS via a resistor
Non-port pins	
AVREF0	connect to VDD
FLMD0	connect to VSS
REGC	connect to regulator output stability capacity
XT1	connect to VSS via a resistor
XT2	leave open
Not connect pins	
IC	Connect directly to VSS via a resistor

- Note**
1. When connecting the unused pins with a power supply or ground, it is recommended to connect the pins through a resistance of 1 to 10 K Ω .
 2. If the overall maximum output current exceeds its maximum value the output buffer can be damaged. We recommend the placement of a series resistor to prevent damage in case of accidentally enabled outputs. Refer to the absolute maximum rating parameter in the Electrical Target Specification.

2.9 Package Pins Assignment

The following figures shows the location of pins in top view. Every pin is labelled with its pin number and all possible pin names.

2.9.1 V850ES/FE3-L package pins assignment




Figure 2-59 V850ES/FE3-L package pin assignment

2.9.2 V850ES/FF3-L package pins assignment




Figure 2-60 V850ES/FF3-L package pin assignment

2.9.3 V850ES/FG3-L package pins assignment




Figure 2-61 V850ES/FG3-L package pin assignment

Chapter 3 CPU System Functions

This chapter describes the registers of the CPU, the operation modes, the address space and the memory areas.

3.1 Overview

The CPU is founded on Harvard architecture and it supports a RISC instruction set. Basic instructions can be executed in one clock period. Optimized five-stage pipelining is supported. This improves instruction execution speed.

In order to make the microcontroller ideal for use in digital control applications, a 16-bit hardware multiplier enables this CPU to support word/half-word multiply instructions, saturated multiply instructions, bit operation instructions, etc.

Features summary The CPU has the following special features:

- Memory space:
 - 64 MB linear program space
 - 4 GB linear data space
- 32 general purpose registers
- Internal 32-bit architecture
- Five-stage pipeline
- Efficient multiplication and division instructions
- Saturation logic (saturated operation instructions)
- Barrel shifter (32-bit shift in one clock cycle)
- Instruction formats: long and short
- Four types of bit manipulation instructions: set, clear, not, test

3.1.1 Description

The figure below shows a block diagram of the microcontroller, focusing on the CPU and modules that interact with the CPU directly. *Table 3-1* lists the bus types.




Figure 3-1 CPU system

The shaded busses are used for accessing the configuration registers of the concerned modules.

Table 3-1 Bus types

Bus type	Function
NPB – Peripheral bus	Bus interface to the peripherals (internal bus).
VSB – System bus	Bus interface to the Memory Controller for access to the NPB bus bridge BBR.
VFB – Fetch bus	Interface to the internal ROM (mask ROM or code flash).
VDB – Data bus	Interface to the internal RAM.

3.2 CPU Register Set

There are two categories of registers:

- General purpose registers
- System registers

All registers are 32-bit registers. An overview is given in the figure below. For details, refer to V850ES User's Manual Architecture.




Figure 3-2 CPU register set

Some registers are write protected. That means, writing to those registers is protected by a special sequence of instructions. Refer to “*Write Protected Registers*” on page 155 for more details.

3.2.1 General purpose registers (r0 to r31)

Each of the 32 general purpose registers can be used as a data variable or address variable.

However, the registers r0, r1, r3 to r5, r30, and r31 may implicitly be used by the assembler/compiler (see table *Table 3-2*). For details refer to the documentation of your assembler/compiler.

Table 3-2 General purpose registers

Register name	Usage	Operation
r0	Zero register	Always holds 0. It is used for operations using 0 and offset 0 addressing. ^a
r1	Assembler-reserved register	Used for 32-bit direct addressing. ^b
r2	User address/data variable register	
r3	Stack pointer	Used to generate stack frame when function is called. ^b
r4	Global pointer	Used to access global variable in data area. ^b
r5	Text pointer	Used to indicate the start of the text area (where program code is located). ^b
r6 to r29	User address/data variable registers	
r30	Element pointer	Base pointer when memory is accessed by means of instructions SLD (short format load) and SST (short format store). ^a
r31	Link pointer	Used when calling a function. ^b

a) Registers r0 and r30 are used by dedicated instructions.

b) Registers r1, r3, r4, r5, and r31 may be used by the assembler/compiler.

Caution Before using registers r1, r3 to r5, r30, and r31, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used.

3.2.2 System register set

System registers control the status of the CPU and hold interrupt information. Additionally, the program counter holds the instruction address during program execution.

To read/write the system registers, use instructions LDSR (load to system register) or STSR (store contents of system register), respectively, with a specific system register number (regID) indicated below.

The program counter states an exception. It cannot be accessed via LDSR or STSR instructions. No regID is allocated to the program counter.

Example STSR 0, r2

Stores the contents of system register 0 (EIPC) in general purpose register r2.

System register numbers The table below gives an overview of all system registers and their system register number (regID). It shows whether a load/store instruction is allowed (x) for the register or not (–).

Table 3-3 System register numbers

regID	System register name	Shortcut	Operand specification	
			LDSR	STSR
0	Status saving register during interrupt (stores contents of PC)	EIPC	x	x
1	Status saving register during interrupt (stores contents of PSW)	EIPSW	x	x
2	Status saving register during non-maskable interrupts (stores contents of PC)	FEPC	x	x
3	Status saving register during non-maskable interrupts (stores contents of PSW)	FEPSW	x	x
4	Interrupt source register	ECR	–	x
5	Program status word	PSW	x	x
6 to 15	Reserved (operations that access these register numbers cannot be guaranteed).		–	–
16	Status saving register during CALLT execution (stores contents of PC)	CTPC	x	x
17	Status saving register during CALLT execution (stores contents of PSW)	CTPSW	x	x
18	Status saving register during exception/debug trap (stores contents of PC)	DBPC	x ^a	x
19	Status saving register during exception/debug trap (stores contents of PSW)	DBPSW	x ^a	x
20	CALLT base pointer	CTBP	x	x
21 to 31	Reserved (operations that access these register numbers cannot be guaranteed).		–	–

^{a)} Reading from this register is only enabled between a DBTRAP exception (exception handler address 0000 0060_H) and the exception handler terminating DBRET instruction. DBTRAP exceptions are generated upon ILGOP detections (refer to “Interrupt Controller (INTC)” on page 221).

(1) PC - Program counter

The program counter holds the instruction address during program execution. The lower 26 bits are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored. Branching to an odd address cannot be performed. Bit 0 is fixed to 0.

Access This register can not be accessed by any instruction.

Initial Value 0000 0000_H. The program counter is cleared by any reset.

31	26	25	1	0
fixed to 0			instruction address during execution	
				0

(2) EIPC, FEPC, DBPC, CTPC - PC saving registers

The PC saving registers save the contents of the program counter for different occasions, see *Table 3-4*.

When one of the occasions listed in *Table 3-4* occurs, except for some instructions, the address of the instruction following the one being executed is saved to the saving registers.

For more details refer to *Table 3-9 on page 144* and to the “*Interrupt Controller (INTC)*” on page 221.

All PC saving registers are built up as the PC, with the initial value 0xxx xxxx_H (x = undefined).

Table 3-4 PC saving registers

Register	Shortcut	Saves contents of PC in case of
Status saving register during interrupt	EIPC	<ul style="list-style-type: none"> software exception maskable interrupt
Status saving register during non-maskable interrupts	FEPC	<ul style="list-style-type: none"> non-maskable interrupt
Status saving register during exception/debug trap	DBPC ^a	<ul style="list-style-type: none"> exception trap debug trap debug break during a single-step operation
Status saving register during CALLT execution	CTPC	<ul style="list-style-type: none"> execution of CALLT instruction

^{a)} Reading from this register is only enabled between a DBTRAP exception (exception handler address 0000 0060_H) and the exception handler terminating DBRET instruction. DBTRAP exceptions are generated upon ILGOP detections (refer to “*Interrupt Controller (INTC)*” on page 221).

Note When multiple interrupt servicing is enabled, the contents of EIPC or FEPC must be saved by program—because only one PC saving register for maskable interrupts and non-maskable interrupts is provided, respectively.

Caution When setting the value of any of the PC saving registers, use even values (bit 0 = 0). If bit 0 is set to 1, the setting of this bit is ignored. This is because bit 0 of the program counter is fixed to 0.

(3) PSW - Program status word

The 32-bit program status word is a collection of flags that indicates the status of the program (result of instruction execution) and the status of the CPU.

If the bits in the register are modified by the LDSR instruction, the PSW will take on the new value immediately after the LDSR instruction has been executed.

Initial Value 0000 0020_H. The program status is initialized by any reset.

31	8	7	6	5	4	3	2	1	0
fixed to 0		NP	EP	ID	SAT	CY	OV	S	Z
R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 3-5 PSW register contents (1/2)

Bit position	Flag	Function
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set when NMI request is acknowledged, and multiple interrupt servicing is disabled. 0: NMI servicing is not in progress. 1: NMI servicing is in progress.
6	EP	Indicates that exception processing is in progress. This flag is set when an exception occurs. Even when this bit is set, interrupt requests can be acknowledged. 0: Exception processing is not in progress. 1: Exception processing is in progress.
5	ID	Indicates whether a maskable interrupt request can be acknowledged. 0: Interrupts enabled. 1: Interrupts disabled. Note: Setting this flag will disable interrupt requests even while the LDSR instruction is being executed.
4	SAT ^a	For saturated operation processing instructions only: Indicates that the operation result is saturated due to overflow. 0: Not saturated. 1: Saturated. Note: 1. This is a cumulative flag: The bit is not automatically cleared if subsequent instructions lead to not saturated results. To clear this bit, use the LDSR instruction to set PSW.SAT = 0. 2. In a general arithmetic operation this bit is neglected. It is neither set nor cleared.
3	CY	Carry/borrow flag. Indicates whether a carry or borrow occurred as a result of the operation. 0: Carry or borrow did not occur 1: Carry or borrow occurred.

Table 3-5 PSW register contents (2/2)

Bit position	Flag	Function
2	OV ^a	Overflow flag. Indicates whether an overflow occurred as a result of the operation. 0: Overflow did not occur. 1: Overflow occurred.
1	S ^a	Sign flag. Indicates whether the result of the operation is negative. 0: Result is positive or zero. 1: Result is negative.
0	Z	Zero flag. Indicates whether the result of the operation is zero. 0: Result is not zero. 1: Result is zero.

a) In the case of saturate instructions, the SAT, S, and OV flags will be set according to the result of the operation as shown in the table below. Note that the SAT flag is set only when the OV flag has been set during a saturated operation.

Saturated operation instructions The following table shows the setting of flags PWS.SAT, PWS.OV, and PWS.S, depending on the status of the operation result.

Table 3-6 Saturation-processed operation result

Status of operation result	Flag status			Saturation-processed operation result
	SAT	OV	S	
Maximum positive value exceeded	1	1	0	7FFF FFFF _H
Maximum negative value exceeded	1	1	1	8000 0000 _H
Positive (maximum not exceeded)	x ^a	0	0	Operation result itself
Negative (maximum not exceeded)			1	

a) Retains the value before operation.

(4) EIPSW, FEPSW, DBPSW, CTPSWPSW saving registers

The PSW saving registers save the contents of the program status word for different occasions, see *Table 3-4*.

When one of the occasions listed in *Table 3-4* occurs, the current value of the PSW is saved to the saving registers.

All PSW saving registers are built up as the PSW, with the initial value 0000 0xxx_H (x = undefined).

Table 3-7 PSW saving registers

Register	Shortcut	Saves contents of PSW in case of
Status saving register during interrupt	EIPSW	<ul style="list-style-type: none"> software exception maskable interrupt
Status saving register during non-maskable interrupts	FEPSW	<ul style="list-style-type: none"> non-maskable interrupt
Status saving register during exception/debug trap	DBPSW ^a	<ul style="list-style-type: none"> exception trap debug trap debug break during a single-step operation
Status saving register during CALLT execution	CTPSW	<ul style="list-style-type: none"> execution of CALLT instruction

^{a)} Reading from this register is only enabled between a DBTRAP exception (exception handler address 0000 0060_H) and the exception handler terminating DBRET instruction. DBTRAP exceptions are generated upon ILGOP detections (refer to “Interrupt Controller (INTC)” on page 221).

Note When multiple interrupt servicing is enabled, the contents of EIPSW or FEPSW must be saved by program—because only one PSW saving register for maskable interrupts and non-maskable interrupts is provided, respectively.

Caution Bits 31 to 26 of EIPC and bits 31 to 12 and 10 to 8 of EIPSW are reserved for future function expansion (fixed to 0). When setting the value of EIPC, FEPC, or CTPC, use even values (bit 0 = 0). If bit 0 is set to 1, the setting of this bit is ignored. This is because bit 0 of the program counter is fixed to 0.

(5) ECR - Interrupt/exception source register

The 32-bit ECR register displays the exception codes if an exception or an interrupt has occurred. With the exception code, the interrupt/exception source can be identified.

For a list of interrupts/exceptions and corresponding exception codes, see *Table 3-9 on page 144*.

Initial Value 0000 0000_H. This register is cleared by any reset.




Table 3-8 ECR register contents

Bit position	Bit name	Function
31 to 16	FECC	Exception code of non-maskable interrupt (NMI)
15 to 0	EICC	Exception code of exception or maskable interrupts

The following table lists the exception codes.

Table 3-9 Interrupt/execution codes

Interrupt/Exception Source		Classification	Exception Code	Handler Address	Value restored to EIPC/FEPC	
Name	Trigger					
Non-maskable interrupts (NMI)		NMI0 input	Interrupt	0010 _H	0000 0010 _H	next PC (see Note)
		NMI1 input	Interrupt	0020 _H	0000 0020 _H	next PC (see Note)
		NMI2 input	Interrupt	0030 _H	0000 0030 _H	next PC (see Note)
Maskable interrupt		refer to “Interrupt Controller (INTC)” on page 221	Interrupt	refer to “Interrupt Controller (INTC)” on page 221	<ul style="list-style-type: none">• higher 16 bits: 0000_H• lower 16 bits: exception code	next PC (see Note)
Software exception	TRAP0n (n = 0 to F _H)	TRAP instruction	Exception	004n _H	0000 0040 _H	next PC
	TRAP1n (n = 0 to F _H)	TRAP instruction	Exception	005n _H	0000 0050 _H	next PC
Exception trap (ILGOP)		Illegal instruction code	Exception	0060 _H	0000 0060 _H	next PC
Debug trap		DBTRAP instruction	Exception	0060 _H	0000 0060 _H	next PC

If an interrupt (maskable or non-maskable) is acknowledged during instruction execution, generally, the address of the instruction *following* the one being executed is saved to the saving registers, except when an interrupt is acknowledged during execution of one of the following instructions:

- load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
- divide instructions (DIV, DIVH, DIVU, DIVHU)
- PREPARE, DISPOSE instruction (only if an interrupt is generated before the stack pointer is updated)

In this case, the address of the *interrupted* instruction is restored to the EIPC or FEPC, respectively. Execution is stopped, and after the completion of interrupt servicing the execution is resumed.

(6) CTBP - CALLT base pointer

The 32-bit CALLT base pointer is used with the CALLT instruction. The register content is used as a base address to generate both a 32-bit table entry address and a 32-bit target address.

Initial Value Undefined

31	30	29	28	27	26	25		1	0
0	0	0	0	0	0		base address		0
R ^a	R ^a	R ^a	R ^a	R ^a	R ^a		R/W		R

^{a)} These bits may be written, but write is ignored.

3.3 Operation Modes

This section describes the operation modes of the CPU and how the modes are specified.

The following operation modes are available:

- Normal operation mode
- Flash programming mode

After reset release, the microcontroller starts to fetch instructions from an internal boot ROM which contains the internal firmware. The firmware checks the pins FLMD0 and FLMD1 (PDL5) to set the operation mode after reset release according to *Table 3-10*:

Table 3-10 Selection of operation modes

Pins		Operation Mode
FLMD0	FLMD1 (PDL5)	
0	X	Normal operation mode (fetch from code flash)
1	0	Flash programming mode
	1	Setting prohibited

Note The FLMD1 pin function is shared with the PDL5 pin.

3.3.1 Normal operation mode

In normal operation mode, the internal code flash memory is not re-programmed.

After reset release, the firmware acquires the user's reset vector from the code flash memory. The reset vector contains the start address of the user's program code. The firmware branches to that address. Program execution is started.

3.3.2 Flash programming mode (flash memory devices only)

In flash programming mode, the internal code flash memory is erased and re-programmed.

After reset release, the firmware initiates loading of the user's program code from the external flash programmer and programs the code flash memory.

After detaching the external flash programmer, the microcontroller can be started up with the new user's program in normal operation mode.

For more information see section “Flash Memory” on page 259.

3.3.3 On-Chip debug mode

By connecting an N-Wire emulator, on-chip debugging can be executed. The N-Wire emulator is connected through JTAG type signals.

In On-Chip debug mode user's code can be programmed into the flash.

Afterwards the software can be evaluated using breakpoints and the user resources (such as memory and I/O can be read or written.

For more information see *Chapter 23 on page 723*.

3.4 Address Space

In the following sections, the address space of the CPU is explained. Size and addresses of CPU address space and physical address space are explained. The address range of data space and program space together with their wrap-around properties are presented.

3.4.1 CPU address space and physical address space

The CPU supports the following address space:

- 4 GB CPU address space
With the 32-bit general purpose registers, addresses for a 4 GB memory can be generated. This is the maximum address space supported by the CPU.
- 64 MB physical address space
The CPU provides 64 MB physical address space. That means that a maximum of 64 MB internal memory can be accessed.

Any 32-bit address is translated to its corresponding physical address by ignoring bits 31 to 26 of the address. Thus, 64 addresses point to the same physical memory address. In other words, data at the physical address 0000 0000_H can additionally be accessed by addresses 0400 0000_H, 0800 0000_H, ..., F800 0000_H, or FC00 0000_H.

The 64 MB physical address space is seen as 64 images in the 4 GB CPU address space:




Figure 3-3 Images in the CPU address space

Note The start address of the internal RAM area depends on the product derivative. See “Internal RAM area” on page 151 for details.

3.4.2 Program and data space

The CPU allows the following assignment of data and instructions to the CPU address space:

- 4 GB as data space
The entire CPU address space can be used for operand addresses.
- 64 MB as program space
Only the lower 64 MB of the CPU address space can be used for instruction addresses. When an instruction address for a branch instruction is calculated and moved to the program counter (PC), then bits 31 to 26 are set to zero.

Figure 3-4 shows the assignment of the CPU address space to data and program space.




Figure 3-4 CPU address space

(1) Wrap-around of data space

If an operand address calculation exceeds 32 bits, only the lower 32 bits of the result are considered. Therefore, the addresses 0000 0000_H and FFFF FFFF_H are contiguous addresses. This results in a wrap-around of the data space:




Figure 3-5 Wrap-around of data space

(2) Wrap-around of program space

If an instruction address calculation exceeds 26 bits, only the lower 26 bits of the result are considered. Therefore, the addresses 0000 0000_H and 03FF FFFF_H are contiguous addresses. This results in a wrap-around of the program space:




Figure 3-6 Wrap-around of program space

Caution No instruction can be fetched from the 4 KB area of 03FF F000_H to 03FF FFFF_H because this area is defined as peripheral I/O area. Therefore, do not execute any branch to this area.

3.5 Memory

In the following sections, the memory of the CPU is introduced. Specific memory areas are described and a recommendation for the usage of the address space is given.

3.5.1 Memory areas

The internal memory of the CPU provides several areas:

- Internal code flash area
- Internal RAM area
- Internal fixed peripheral I/O area
- Programmable peripheral I/O area

The areas are briefly described below.

(1) Internal code flash area

Table 3-11 shows the size and address range of internal code flash area.

Table 3-11 Internal code flash areas V850ES/Fx3-L

Product	Device	Code flash size	Address range
V850ES/FE3-L	μPD70F3610	64 KB	0000 0000 _H to 0000 FFFF _H
	μPD70F3611	96 KB	0000 0000 _H to 0001 7FFF _H
	μPD70F3612	128 KB	0000 0000 _H to 0001 FFFF _H
	μPD70F3613	192 KB	0000 0000 _H to 0002 FFFF _H
	μPD70F3614	256 KB	0000 0000 _H to 0003 FFFF _H
V850ES/FF3-L	μPD70F3615	64 KB	0000 0000 _H to 0000 FFFF _H
	μPD70F3616	96 KB	0000 0000 _H to 0001 7FFF _H
	μPD70F3617	128 KB	0000 0000 _H to 0001 FFFF _H
	μPD70F3618	192 KB	0000 0000 _H to 0002 FFFF _H
	μPD70F3619	256 KB	0000 0000 _H to 0003 FFFF _H
V850ES/FG3-L	μPD70F3620	128 KB	0000 0000 _H to 0001 FFFF _H
	μPD70F3621	192 KB	0000 0000 _H to 0002 FFFF _H
	μPD70F3622	256 KB	0000 0000 _H to 0003 FFFF _H

(2) Internal RAM area

Table 3-12 shows the size and address range of internal RAM area.

Table 3-12 Internal RAM areas V850ES/Fx3-L

Product	Device	RAM size	Address range
V850ES/FE3-L	μPD70F3610	6 KB	03FF D800 _H – 03FF EFFF _H
	μPD70F3611	6 KB	03FF D800 _H – 03FF EFFF _H
	μPD70F3612	8 KB	03FF D000 _H – 03FF EFFF _H
	μPD70F3613	12 KB	03FF C000 _H – 03FF EFFF _H
	μPD70F3614	16 KB	03FF B000 _H – 03FF EFFF _H
V850ES/FF3-L	μPD70F3615	6 KB	03FF D800 _H – 03FF EFFF _H
	μPD70F3616	6 KB	03FF D800 _H – 03FF EFFF _H
	μPD70F3617	8 KB	03FF D000 _H – 03FF EFFF _H
	μPD70F3618	12 KB	03FF C000 _H – 03FF EFFF _H
	μPD70F3619	16 KB	03FF B000 _H – 03FF EFFF _H
V850ES/FG3-L	μPD70F3620	8 KB	03FF D000 _H – 03FF EFFF _H
	μPD70F3621	12 KB	03FF C000 _H – 03FF EFFF _H
	μPD70F3622	16 KB	03FF B000 _H – 03FF EFFF _H

Note that the internal firmware, which is processed after reset, uses some RAM (refer to “Reset” on page 705).

(3) Fixed peripheral I/O area

The 4 KB area between addresses 03FF F000_H and 03FF FFFF_H is provided as the internal fixed peripheral I/O area. Accesses to these addresses are passed over to the NPB bus (internal bus).

The following registers are memory-mapped to this area:

- All registers of peripheral functions
- Registers of timers
- Configuration registers of interrupt and Memory Controllers
- Configuration registers of the clock controller

For a list of all peripheral I/O registers, see “Special Function Registers” on page 737.

- Note**
1. Because the physical address space covers 64 MB, the address bits A[31:26] are not considered. Thus, this 4 KB address space can also be addressed via the area FFFF 0000_H to FFFF FFFF_H. This has the advantage that the area can be indirectly addressed by an offset and the zero base r0.
Therefore, in this manual, all addresses of peripheral I/O registers in the 4 KB peripheral I/O area are given in the range FFFF F000_H to FFFF FFFF_H instead of 03FF F000_H to 03FF FFFF_H.
 2. The *fixed* peripheral I/O area is mirrored to the upper 4 KB of the *programmable* peripheral I/O area PPA. If data is written to one area, it appears also in the other area.
 3. Program fetches cannot be executed from any peripheral I/O area.
 4. Word registers, that means 32-bit registers, are accessed in two half word accesses. The lower two address bits are ignored.

5. For registers in which byte access is possible, if half word access is executed:
 - During read operation: The higher 8 bits become undefined.
 - During write operation: The lower 8 bits of data are written to the register.

Caution 1. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

(4) Programmable peripheral I/O area

The 16 KB area between addresses 03FE C000_H and 03FE EFFF_H is provided as a programmable peripheral I/O area (PPA). Within the microcontroller, the usage and address range of the PPA are *not* configurable.

The CAN modules registers and message buffers are allocated to the PPA. Refer to “CAN module register and message buffer addresses” on page 553 for information on how to calculate the register and message buffer addresses of the CAN modules.

The base address of the PPA is specified by the peripheral area selection control register (BPC).

- For the *microcontroller*, the base address of the PPA is fixed to 03FE C000_H. Thus writing to BPC.PA[13:0] does not change the PPA base address. Nevertheless the PPA must be enabled by setting BPC.PA15 = 1.
- For the *emulation tool*, the PPA has to be enabled and the base address has to be set up by writing 8FFB_H to the BPC register.

To make software suitable for both microcontroller and emulation tool, it is recommended to include the set up of the PPA with BPC = 8FFB_H in the software.

3.5.2 Recommended use of data address space

When accessing operand data in the data space, one register has to be used for address generation. This register is called pointer register. With relative addressing, an instruction can access operand data at all addresses that lie in the range of ± 32 KB relative to the address in the pointer register.

By this offset addressing method load/store instructions can be accommodated in a single 32-bit instruction word, resulting in faster program execution and smaller code size.

To enhance the efficiency of using the pointer in consideration of the memory map, the following is recommended:

For efficient use of the relative addressing feature, the data segments should be located in the address range FFFF F800_H to 0000 0000_H and 0000 0000_H to 0000 7FFF_H. The peripheral I/O registers and the internal RAM is aligned to the upper bound, thus the registers and a part of the RAM can be addressed via relative addressing, with base address 0 (r0).

It is recommended to locate code flash memory data segments in the area up to 0000 7FFF_H, so access to these constant data can utilize also relative addressing.

Use the r0 register as pointer register for operand addressing. Since the r0 register is fixed to zero by hardware, it can be used as a pointer register and, at the same time, for any other purposes, where a zero register is required. Thus, no other general purpose register has to be reserved as pointer register.




Figure 3-7 Example application of wrap-around

3.6 Write Protected Registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc. Write access to a write protected register is only given immediately after writing to a corresponding write enable register. For a write access to the write protected registers you have to use the following instructions:

1. Store instruction (ST/SST instruction)
2. Bit operation instruction (SET1/CLR1/NOT1 instruction)

Incorrect store operations can be checked by a flag of the system status register (SYS).

When *reading* write protected registers, no special sequence is required.

The following table gives an overview of the write protected registers and their corresponding write enable registers.

Table 3-13 Overview of write protected registers

Write protected register	Shortcut	Corresponding write enable register	Shortcut	For details see
Processor clock control register	PCC	Command register	PRCMD	<i>"Clock Generator" on page 179</i>
Main system clock mode register	MCM			
Clock Monitor mode register	CLM			
Power save control register	PSC			
Reset source flag register	RESF			<i>"Reset" on page 705</i>
Internal RAM data status register	RAMS			<i>"Low-Voltage Detector" on page 713</i>
Low-voltage detection register	LVIM			<i>"On-Chip Debug Unit" on page 723</i>
On-chip debug mode register	OCDM			

Example Enable Clock Monitor

The following example shows how to write to the write protected register CLM. The example enables the Clock Monitor.

```
do {
    _PRERR = 0;
    DI();
    PRCMD = 0x5A;
    CLM = 0x01;
    EI();
} while (_PRERR != 0)
```

- Note**
1. Make sure that the compiler generates two consecutive assembler "store" instructions to PRCMD and CLM from the associated C statements.
 2. Special care must be taken when writing to registers PSC and PRCMD. Please refer to *"Clock Generator" on page 179* for details.
 3. Any value can be written to the PRMCD register.

Since any action between writing to a write enable register and writing to a protected register destroys this sequence, the effects of interrupts have to be considered:

- Interrupts:
In order to prevent any maskable interrupt to be acknowledged between the two write instructions in question, shield this sequence by DI-EI (disable interrupt—enable interrupt).
However, any non-maskable interrupt can still be acknowledged.

3.6.1 Write protection control registers

The following section describes the registers that control access to write protected registers.

(1) PRCMD - Command register

The 8-bit PRCMD register protects other registers from inadvertent write access, so that the system does not stop in case of a program hang-up.

After writing to the PRCMD register, you are permitted to write once to one of the protected registers. This must be done immediately after writing to the PRCMD register. After the second write action all protected registers are write-locked again. Read accesses to any register are permitted between write access to the PRCMD and the protected register.

Any value can be written to the PRCMD register. Nevertheless, writing '00_H' or the value to be stored to the protected register in the next instruction minimizes the use of CPU register and the program size.

Access This register can only be written in 8-bit units.

Address FFFF F1FC_H.

Initial Value The contents of this register is undefined.

7	6	5	4	3	2	1	0
X	X	X	X	X	X	X	X
W	W	W	W	W	W	W	W

An invalid write attempt to one of write protected registers sets the error flag SYS.PRERR.

(2) SYS - System register

The 8-bit SYS register indicates the status of a write attempt to a write protected register.

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F802_H.

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	PRERR
R	R	R	R	R	R	R	R/W

Table 3-14 SYS register contents

Bit position	Bit name	Function
0	PRERR	Write error status: 0: Write access was successful. 1: Write access failed. You can clear this register by writing 0 to it. Setting this register to 1 by software is not possible.

Chapter 4 Clock Generator

The Clock Generator provides the clock signals needed by the CPU and the on-chip peripherals.

4.1 Overview

The Clock Generator can generate the required clock signals from the following sources:


- Main oscillator—a built-in oscillator that requires an external crystal with a frequency between 4 MHz and 16 MHz
- Sub oscillator—a built-in oscillator that requires an external crystal (32,768 KHz) or an external RC resonator (20 KHz)
- Low-frequency internal oscillator—an internal oscillator without external components and a nominal frequency of 240 KHz
- High-frequency internal oscillator—an internal oscillator without external components and a nominal frequency of 8 MHz

Features summary Special features of the Clock Generator are:

- Choice of oscillators to reduce power consumption in stand-by mode
- PLL synthesizer for the main oscillator:
 - In clock-through mode: 4 MHz to 16 MHz main system clock f_{XX}
 - In PLL (Phase Locked Loop) mode main system clock f_{XX} :
 - 8 MHz to 20 MHz with fixed frequency from PLL
- Sub oscillator can be crystal controlled (f_{XT})
- Two internal internal oscillators ($f_{RL} = 240$ KHz and $f_{RH} = 8$ MHz)
- Internal main system clock generation:
 - f_{XX} , $f_{XX}/2$, $f_{XX}/4$, $f_{XX}/8$, $f_{XX}/16$, $f_{XX}/32$, f_{XT} , f_{RL} , f_{RH}
 - Subclock mode: f_{XT} or f_{RL} selectable by an option byte in the code flash memory
- Peripheral clock generation
 - f_{XP1} to $f_{XP1} / 1024$
 - $f_{XP1} = f_{XX}$ or $f_{XP1} = f_{XX} / 2$ selectable by an option byte
- Clock output function (CLKOUT pin)
- Programmable clock output function (PCL pin)
- Individual clock source selection for CPU and groups of peripherals
- Specific power save modes
- Vital system registers are write-protected by a special write sequence
- Direct main oscillator clock feed-through for Watch Timer, Watchdog Timer, CSIB0, and CAN support
- Clock Monitor for main oscillator

4.1.1 Description

The Clock Generator is built up as illustrated in the following figure.



Note: *OB_7A.bitname* and *OB7B.bitname* describe control bits of option byte 007A_H and 007B_H.

Figure 4-1 Block diagram of the Clock Generator

The left-hand side of the figure shows how the four oscillators can be connected to the CPU and peripheral modules. Software-controlled selectors allow you to specify the signal paths.

MainOSC The main oscillator (MainOSC) oscillates at frequencies $f_X = 4$ MHz to 16 MHz. After reset release, the main oscillator is stopped. Starting the oscillation must be set via software.

The main oscillator is equipped with a stop control. Oscillation of the main clock oscillator is stopped in the STOP mode or controlled by the PCC register.

SubOSC The sub oscillator (SubOSC) oscillates at a frequency f_{XT} of 32.768 KHz (crystal connected) or typically 20 KHz with an external RC circuit.

240 KHz internal oscillator The low speed internal oscillator generates a clock f_{RL} with a frequency of 240 KHz typically. The oscillation can be stopped by means of the RCM register. The oscillation cannot be stopped, if this is disabled by option byte 007A_H.

8 MHz internal oscillator The high speed internal oscillator generates a clock f_{RH} with a frequency of typically 8 MHz. After reset release, the 8 MHz internal oscillator is activated.

The high speed internal oscillator is equipped with a stop control. The oscillation can be stopped by means of the RCM register.

Main system clock f_{XX} The main system clock f_{XX} can be derived from different sources:

- Clock-through mode: main system clock f_{XX} derived from MainOSC f_X or internal oscillator f_{RH} .
- PLL mode, main system clock f_{XX} derived from f_{PULO} (PLL output).

These modes can be selected by the bit PLLCTL.SELPLL.

PLL The PLL circuit generates the base frequency f_{PLL} , which can be used as the main system clock f_{XX} .

Input clock to the PLL the MainOSC f_X .

The PLL is preceded by a frequency divider. The input of the PLL (f_{PLLI}) can be set to f_X , $f_X/2$, or $f_X/4$. The divider is set through an option byte in the code flash memory.

The phase-locked loop circuit (PLL) multiplies the MainOSC clock f_X or a fraction of it by eight. Its input clock is called f_{PLLI} , its output is f_{PULO} .

The PLL is started or stopped by PLLCTL.PLLON. For details on the PLL see also “Controlling the PLL” on page 215.

(1) System and CPU clocks

The CPU system is clocked by two clocks:

- f_{VBCLK} supplies all remaining parts of the CPU system, like BCU, MEMC, INTC.
- f_{CPU} is derived from f_{VBCLK} supplies the CPU core and is subject to HALT mode control.

Clock source for both clocks can be the output of the PLL or any of the oscillators.

The following table gives an overview of the available CPU clock sources.

Table 4-1 Clock sources for the CPU

Clock source	Frequency	Description
8 MHz internal oscillator	~8 MHz	Default clock source after reset release.
240 KHz internal oscillator	~240 KHz	Default clock source if MainOSC has stopped.
SubOSC	32 KHz or 20 KHz	Selectable as clock source.
MainOSC	4 to 16 MHz	CPU system clocks in clock-through mode
PLL	up to 20 MHz	For maximum performance

The clock sources MainOSC, PLL and 8 MHz internal oscillator can generate the master clock f_{XX} . This clock forms the input to Prescaler2. Prescaler2 can divide the master clock f_{XX} by 1, 2, 4, 8, 16 or 32. Its operation is set in the PCC register.

Prescaler2, the SubOSC, or the 240 KHz internal oscillator can generate the CPU core clock (f_{CPU}) and the CPU system clock (f_{VBLK}). The only difference between f_{VBLK} and f_{CPU} is that the latter can be stopped in HALT mode.

f_{VBLK} is the clock supplied to the INTC, ROM, and RAM blocks. It is directly available at the CLKOUT pin.

(2) Peripheral clocks

The middle and right-hand side of *Figure 4-1 on page 160* shows how the clocks for the peripheral modules are generated and distributed.

Peripheral base clock f_{XP1} f_{XX} is the clock source for the peripheral base clock f_{XP1} .

Prescaler1 General purpose peripheral clocks are provided by fixed Prescaler1. This prescaler generates the peripheral clocks (f_{XP1} to $f_{XP1}/1024$) to be supplied to on-chip peripheral functions such as timers, serial interfaces and A/D Converter.

(3) Special clocks

The Clock Generator provides special clocks for certain peripherals.

Clock for UARTDn, TAA_n, MLM This clock can be derived from f_{XP1} or f_{XP2} . Both f_{XP1} and f_{XP2} have the same frequency which is either f_{XX} or $f_{XX}/2$, depending on the setting of bit PRSI in the option bytes.

Note that f_{XP1} stops in all IDLE modes while f_{XP2} stops only in IDLE2 mode.

The timers TAA1 and TAA3 can also be supplied with the SubOSC clock f_{XT} .

Clock for TMM0 Clock source for timer TMM can be any of the oscillators. The selection between f_{XP1} or f_{RH} is made by bit SELCNT0.ISEL07.

Clock for CAN_n The CAN interfaces can be clocked by f_{XP1} or by f_{XC} , as chosen by a bit in the SELCNTx register. Select f_{XC} when directly supplying the clock generated by a clock oscillator to the CAN controller.

Clock for WT After reset, the Watch Timer is clocked by the SubOSC (f_{XT}). This can be changed when the main oscillator has stabilized. WT can then be clocked by the output of Prescaler3 that supplies also the CSIB0 block.

Prescaler3 serves as a baud rate generator. It is controlled by the registers PRSM0 and PRSCM0. For details see also “*Operation of Prescaler3*” on page 216.

PCL The Clock Generator has a programmable clock (PCL) output. This output can deliver a fraction of f_{PLSS} (f_{PLSS} divided by 4, 8, 16, or 32), which is derived from f_{PULO} . It is controlled by register PCLM and must be enabled by setting PCLM.PCLE.

CLKOUT This output provides the CPU system clock f_{VBLK} . During the oscillation stability period, its state becomes Hi-Z.

Clock for WDT2 This is the clock for the Watchdog Timer. The clock for WDT2 is available (and hence the Watchdog Timer running) as long as the chosen clock source (240 KHz internal oscillator or MainOSC) is active.

Note that the WDT2 operation is defined in option byte 007A_H.

(4) Stand-by control

In the block diagram, you find also boxes labelled “IDLE Control” or “HALT control”. These boxes symbolize the switches that are used to disable circuits when the microcontroller enters one of the various power save modes.

For an introduction, see “Power save modes overview” on page 164.

(5) Summary of clock signals

f_X :	MainOSC clock is input clock to PLL
f_{XT} :	SubOSC clock
f_{RL} :	240 KHz internal oscillator clock
f_{RH} :	8 MHz internal oscillator clock
f_{PLLI} :	PLL input clock. Can be f_X or a fraction of f_X
f_{PLLO} :	PLL output clock
f_{PLL} :	PLL output clock
f_{XX} :	Main system clock
f_{VBCLK} :	CPU system clock
f_{CPU} :	CPU core clock (same clock as f_{VBCLK} , but stops in HALT mode)
f_{XP1} :	Peripheral clock 1 (output of Prescaler1, stops in IDLE1 mode)
f_{XP2} :	Peripheral clock 2 (same frequency as f_{XP1} , but continues in IDLE1 mode)
f_{XC} :	MainOSC clock for CANn interfaces (same frequency as f_X , stops in IDLE1 and IDLE2 mode)
f_{SC} :	Sub clock

4.1.2 Clock Monitor

The Clock Monitor supervises the operation of the MainOSC. In case of malfunction, the Clock Monitor can generate a system reset.

The monitor requires that the built-in 240 KHz internal oscillator is active. For details see “Operation of the Clock Monitor” on page 217.

4.1.3 Power save modes overview

The power consumption of the system can be effectively reduced by using the stand-by modes and selecting the appropriate mode for the application. The available stand-by modes are listed below.

The following explanations provide a general overview. For details, please refer to “Power save modes description” on page 196 and the register descriptions.

- HALT mode** Mode in which only the operating clock of the CPU (f_{CPU}) is stopped. All other clocks remain active.
This mode is entered by executing the HALT instruction. All other power save modes are entered by setting registers.
This mode allows quick recovery to the normal operating mode, because it is not necessary to wait for oscillators to be stable or the PLL to be locked.
- IDLE1 mode** Mode in which all the internal operations of the chip except the oscillators, PLL and flash memory are stopped. The PLL holds the previous operating status. This mode allows quick return to the normal operating mode in response to a release signal, because it is not necessary to wait for oscillators to settle or the PLL to lock.
- IDLE2 mode** Mode in which all the internal operations of the chip except the oscillators are stopped.
- STOP** Mode in which all the internal operations of the chip except the Sub oscillator are stopped.
- Subclock operation** Mode in which the subclock is used as the CPU system clock f_{VBCLK} . Subclock source can be the SubOSC (f_{XT}) or the 240 KHz internal oscillator (f_{RL}). The selection is made by the SUBCLK bit of the option byte 007B_H.
- Sub-IDLE mode** A mode that can be entered during subclock operation. All the internal operations of the chip except the oscillator, PLL and flash memory are stopped. The PLL holds the previous operating status.

4.1.4 Start conditions

After securing the setup time of the 8 MHz internal oscillator, the CPU begins program execution. The oscillation stabilization time for the internal oscillator is ensured by hardware.

The table below shows the state during reset and after reset release.

Table 4-2 Oscillation during reset period or after reset release

Item	During the reset period	After releasing reset
MainOSC (f_X)	Stopped	
SubOSC (f_{XT})	Continues oscillation	
240 KHz internal oscillator (f_{RL})	Stopped	Starts oscillation
8 MHz internal oscillator (f_{RH})	Stopped	Starts oscillation
PLL (f_{PLLO})	Stopped	
CPU system clock (f_{VBCLK})	Stopped	Starts operation on 8 MHz internal oscillator f_{RH} after internal oscillator stable.
Peripheral clocks f_{XP1} (and fractions thereof), f_{XP2}	Stopped	Starts operation on 8 MHz internal oscillator f_{RH} after internal oscillator stable.
Programmable clock output PCL (f_{PCL})	Disabled (low level)	
System clock output CLKOUT (f_{VBCLK})	Stopped	Output of 8 MHz internal oscillator f_{RH} after internal oscillator stable. Must be enabled by software.

4.2 Clock Generator Registers

The Clock Generator is controlled and operated by means of the following registers (the list is sorted according to memory allocation):

Table 4-3 Clock Generator register overview

Register name	Shortcut	Address	Write-protected by register
Power save control register	PSC	FFFF F1FE _H	PRCMD
Selector control register 0	SELCNT0	FFFF F308 _H	
Selector control register 2	SELCNT2	FFFF F30C _H	
Selector control register 3	SELCNT3	FFFF F30E _H	
Oscillation stabilization time select register	OSTS	FFFF F6C0 _H	
PLL lockup time specification register	PLLS	FFFF F6C1 _H	
Oscillation stabilization timer status register	OSTC	FFFF F6C2 _H	
Internal oscillator oscillator mode register	RCM	FFFF F80C _H	
Power save mode control register	PSMR	FFFF F820 _H	
PLL lock status register	LOCKR	FFFF F824 _H	
Processor clock control register	PCC	FFFF F828 _H	PRCMD
PLL control register	PLLCTL	FFFF F82C _H	
CPU operation clock status register	CCLS	FFFF F82E _H	
Programmable clock mode register	PCLM	FFFF F82F _H	
Main system clock mode register	MCM	FFFF F860 _H	PRCMD
Clock Monitor mode register	CLM	FFFF F870 _H	PRCMD
Prescaler3 mode register	PRSM0	FFFF F8B0 _H	
Prescaler3 compare register	PRSCM0	FFFF F8B1 _H	

Note Some registers are write-protected to avoid inadvertent changes. Data can be written to these registers only in a special sequence of instructions, so that the register contents is not easily rewritten in case of a program hang-up.

Writing to a protected register is only possible immediately after writing to the associated write protection register. For details please refer to “*CPU System Functions*” on page 135.

Note In addition to the registers, control bits must be set in the code flash memory option bytes. For details see “*Option Bytes*” on page 188.

The subsequent register descriptions are grouped as follows:

- **General clock generator registers:**
 - “CCLS - CPU operation clock status register” on page 168
 - “MCM - Main system clock mode register” on page 169
 - “OSTC - Oscillation stabilization timer status register” on page 170
 - “OSTS - Oscillation stabilization time select register” on page 171
 - “PCC - Processor clock control register” on page 173
 - “PCLM - Programmable clock mode register” on page 176
- **PLL control registers:**
 - “LOCKR - PLL lock status register” on page 178
 - “PLLCTL - PLL control register” on page 179
 - “PLLS - PLL lockup time specification register” on page 180
- **Stand-by control registers**
 - “PSC - Power save control register” on page 181
 - “PSMR - Power save mode control register” on page 182
- **Prescaler3 control registers:**
 - “PRSM0 - Prescaler3 mode register” on page 183
 - “PRSCM0 - Prescaler3 compare register” on page 183
- **Clock Monitor registers:**
 - “CLM - Main oscillator Clock Monitor mode register” on page 184
- **Selector control registers:**
 - “SELCNT0 - Selector control register 0” on page 185
 - “SELCNT2 - Selector control register 2” on page 186
 - “SELCNT3 - Selector control register 3” on page 187

4.2.1 General Clock Generator registers

The general Clock Generator registers control and reflect the operation of the Clock Generator.

(1) CCLS - CPU operation clock status register

The CCLS register indicates the CPU operation clock status.

Access This register can be read in 1-bit or 8-bit units.

Address FFFF F82E_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	CCLS _{SF}
R	R	R	R	R	R	R	R

Table 4-4 CCLS register contents

Bit position	Bit name	Function
0	CCLS _{SF}	CPU operating clock status: 0: Operates on main system clock f_{XX} or subclock f_{SC} ^a . 1: Operates on 240 KHz internal oscillator f_{RL} .

^{a)} Subclock f_{SC} is either f_{XT} or f_{RL} , depending on SUBCLK bit of option byte 007B_H.

Note If the Watchdog Timer WDT2 overflows before the oscillation stabilization time of the MainOSC has elapsed, this is judged as an abnormal oscillation of the MainOSC f_X . Thus the CPU system clock f_{VCLK} is changed to internal oscillator f_{RL} .

(2) MCM - Main system clock mode register

The 8-bit MCM register specifies the main system clock (f_{XX}) source in clock-through mode and informs about its status.

Access This register can be read/written in 1-bit or 8-bit units.

Writing to this register is protected by a special sequence of instructions. Please refer to “CPU System Functions” on page 135 for details.

Address FFFF F860_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	MCS	MCM0
R	R	R	R	R	R	R	R/W

Table 4-5 MCM register contents

Bit position	Bit name	Function
1	MCS	Status of the main system clock f_{XX} (in clock-through mode, if PLLCTL.SELPLL = 0): 0: Operating on 8 MHz internal oscillator clock f_{RH} . 1: Operating on MainOSC clock f_X .
0	MCM0	Clock selection of main system clock f_{XX} : 0: Clock source is the 8 MHz internal oscillator f_{RH} (in clock-through mode). 1: Clock source is – MainOSC f_X (in clock-through mode, if PLLCTL.SELPLL = 0) – PLL output f_{PLL} (in PLL mode, if PLLCTL.SELPLL = 1) Caution: 1. When the oscillation of a previous clock switch is not steady, rewriting of this bit is prohibited. 2. The MCM0 can be set to 0 only, if the current mode is clock-through, i.e. PLLCTL.SELPLL = 0. Do not change from PLL mode or subclock operation mode directly to 8 MHz internal oscillator clock-through mode or vice versa.

(3) OSTC - Oscillation stabilization timer status register

The 8-bit OSTC register indicates the status of the main oscillator.

Access This register is read-only.

Address FFFF F6C2_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	MSTS
R	R	R	R	R	R	R	R

Table 4-6 OSTC register contents

Bit position	Bit name	Function
0	MSTS	Oscillation stabilization status of MainOSC: 0: MainOSC stopped or waiting for oscillation stabilization. 1: MainOSC oscillation stabilization ended.

- Remarks**
1. The OSTC register does not monitor the main clock status but indicates the process status, based on the oscillation stabilization time specified by the OSTS register.
 2. When the main clock oscillator is stopped by the software (PCC.MCK bit = 1) or entered into STOP mode, the OSTC register is set to 00H. If it is stopped due to abnormal oscillation, the status is maintained.

(4) OSTS - Oscillation stabilization time select register

The 8-bit OSTS register specifies the oscillation stabilization time following reset release or release of the STOP mode.

The oscillation stabilization time and setup time are required when the STOP mode and IDLE mode are released, respectively.

Access This register can be read/written in 1-bit or 8-bit units.

Address FFFF F6C0_H.

Initial Value 06_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	OSTS4	OSTS3	OSTS2	OSTS1	OSTS0
R	R	R	R/W	R/W	R/W	R/W	R/W

Table 4-7 OSTS register contents

Bit position	Bit name	Function					
4 to 0	OSTS[4:0]	Time selection:					
		OSTS4 ^a	OSTS3	OSTS2	OSTS1	OSTS0	Selection of oscillation stabilization / setup time ^b
		0	0	0	0	0	2 ¹⁰ /fx
		0	0	0	0	1	2 ¹¹ /fx
		0	0	0	1	0	2 ¹² /fx
		0	0	0	1	1	2 ¹³ /fx
		0	0	1	0	0	2 ¹⁴ /fx
		0	0	1	0	1	2 ¹⁵ /fx
		0	0	1	1	0	2 ¹⁶ /fx
		0	0	1	1	1	2 ¹⁷ /fx
		0	1	0	0	0	2 ¹⁸ /fx
		0	1	0	0	1	2 ¹⁹ /fx
		0	1	0	1	0	2 ²⁰ /fx
		0	1	0	1	1	2 ²¹ /fx
		1	0	0	0	0	Setting prohibited
		1	0	0	0	1	Setting prohibited
		1	0	0	1	0	2 ⁴ /fx
		1	0	0	1	1	2 ⁵ /fx
		1	0	1	0	0	2 ⁶ /fx
		1	0	1	0	1	2 ⁷ /fx
		1	0	1	1	0	2 ⁸ /fx
		1	0	1	1	1	2 ⁹ /fx
		1	1	0	0	0	2 ¹⁰ /fx
		1	1	0	0	1	2 ¹¹ /fx
		1	1	0	1	0	2 ¹² /fx
		1	1	0	1	1	2 ¹³ /fx

^{a)} Bit OSTS4 is only valid during IDLE2 mode release. In case of shifting to the STOP mode at OSTS4 bit = 1, the oscillation stabilization time after STOP mode release is the set period of the OSTS3-0 bits (OSTS4 bit is considered as 0).

- b) For minimum oscillation stabilization / setup times refer to the Electrical Target Specification.

Note 1. When IDLE2 mode is released, set the stabilization time to the following requirements:

- In case of PLL mode: PLL lockup time requirements
- In case of clock-through mode: flash set up time requirement

For the exact timing values, refer to the Electrical Target Specification.

2. When STOP mode is released, set the stabilization time to the following requirements:

- In case of PLL mode: PLL lockup time requirement
- In case of clock-through mode: flash set up time requirement

For the exact timing values, refer to the Electrical Target Specification.

3. If the required oscillation stabilization time of the MainOSC exceeds the above times, set the value to the required oscillation stabilization time of the MainOSC.

(5) PCC - Processor clock control register

The 8-bit PCC register controls the CPU system clock f_{VBCLK} .

Access This register can be read/written in 1-bit and 8-bit units.

Writing to this register is protected by a special sequence of instructions. Please refer to “*CPU System Functions*” on page 135 for details.

Address FFFF F828_H.

Initial Value 40_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
FRC	MCK	MFRC	CLS	CK3	CK2	CK1	CK0
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Table 4-8 PCC register contents (1/2)

Bit position	Bit name	Function
7	FRC	Use of built-in Sub oscillator feedback resistor: 0: Feedback resistor connected. 1: Feedback resistor not connected.
6	MCK	Operation of MainOSC: 0: Oscillation enabled. 1: Oscillation stopped. Note: 1. When the MCK bit is set to 1 while the system is operating with the main system clock as the CPU clock, the operation of the main system clock does not stop. It stops after the CPU clock has been changed to the subclock. 2. When the main system clock is stopped and the device is operating on the subclock, clear the MCK bit to 0 and wait until the oscillation stabilization time has elapsed before switching back to the main system clock.
5	MFRC	Use of main oscillator on-chip feedback resistor: 0: Feedback resistor connected. 1: Feedback resistor not connected.
4	CLS	Status of CPU system clock f_{VBCLK} : 0: Main system clock f_{XX} operation. 1: Subclock f_{SC} operation.

Table 4-8 PCC register contents (2/2)

Bit position	Bit name	Function																																													
3 to 0	CK[3:0]	Clock selection:																																													
		<table><tr><th>CK3</th><th>CK2</th><th>CK1</th><th>CK0</th><th>Clock selection</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>f_{XX}</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>$f_{XX}/2$</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>$f_{XX}/4$</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>$f_{XX}/8$</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>$f_{XX}/16$</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>$f_{XX}/32$</td></tr><tr><td>0</td><td>1</td><td>1</td><td>x</td><td>Setting prohibited</td></tr><tr><td>1</td><td>x</td><td>x</td><td>x</td><td>Subclock f_{SC} (f_{XT} or f_{RL})^a</td></tr></table>	CK3	CK2	CK1	CK0	Clock selection	0	0	0	0	f_{XX}	0	0	0	1	$f_{XX}/2$	0	0	1	0	$f_{XX}/4$	0	0	1	1	$f_{XX}/8$	0	1	0	0	$f_{XX}/16$	0	1	0	1	$f_{XX}/32$	0	1	1	x	Setting prohibited	1	x	x	x	Subclock f_{SC} (f_{XT} or f_{RL}) ^a
		CK3	CK2	CK1	CK0	Clock selection																																									
		0	0	0	0	f_{XX}																																									
		0	0	0	1	$f_{XX}/2$																																									
		0	0	1	0	$f_{XX}/4$																																									
		0	0	1	1	$f_{XX}/8$																																									
		0	1	0	0	$f_{XX}/16$																																									
		0	1	0	1	$f_{XX}/32$																																									
		0	1	1	x	Setting prohibited																																									
1	x	x	x	Subclock f_{SC} (f_{XT} or f_{RL}) ^a																																											
Note: 1. Do not change the CPU clock (by using the CK[3:0] bits) while CLKOUT is being output.																																															
2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit manipulation instruction, do not change the set values of the CK[2:0] bits.																																															

a) Preset in option byte 007B_H.

Examples:

- main to subclock**
- Confirmation of operating clock: Confirm that the current clock is in main clock (MCS = 1). Switching from the high speed internal oscillator clock operation to low-speed internal oscillator clock operation is prohibited. In the high-speed internal oscillation clock operation (MCS = 0), set the MCM.MCM0 bit = 1 and then confirm that the MCM.MCM0 bit = 1 again.
 - Confirmation of CPU clock (fCPU) frequency:
Confirm that fCPU satisfies either of the following conditions.
 - When OB7B.SUBCLK = 0, fCPU > subclock oscillation frequency (fXT) (32.768 kHz) × 4
 - When OB7B.SUBCLK = 1, fCPU > low-speed internal oscillation clock frequency (fRL) (TYP.240 kHz) × 4
If the above conditions are not satisfied, change the CK2 to CK0 bits setting so as to satisfy the condition. At this time, do not change the CK3 bit.
 - Setting the CK3 bit to "1": Set via bit manipulation instruction. Do not change the CK2-CK0 bits.
 - Subclock operation: The maximum time required for switching to subclock operation or to low-speed internal oscillation clock operation after the CK3 bit is set to 1, is as follows:
 - When OB7B.SUBCLK = 0: 1 / Subclock oscillation frequency (fXT)
 - When OB7B.SUBCLK = 1: 1 / low-speed internal oscillation frequency (fRL)
Read the CLS bit and confirm that the operation has been switched to the subclock or low-speed internal oscillation operation.
 - Setting the MCK bit to "1": Set the MCK bit = 1 to stop the main oscillator operation.
Caution: Stop PLL/SSCG before stopping the main oscillator operation. In addition, stop the operation of internal peripheral functions which operate at the main clock frequency.

- subclock to main**
1. Setting the MCK bit to "0": Enables main clock oscillation.
 2. Software wait: Insert wait status via program to wait until the oscillation stabilization time of the main clock oscillator (OSTC.MSTS = 1) is elapsed.
 3. Setting the CK3 bit to "0": Set via a bit manipulation instruction. Do not change the CK2 to CK0 bits.
- Main clock operation: The maximum time required for switching to the main clock operation which is specified by the CK2 to CK0 bits after the CK3 bit is set, is as follows.
- When OB7B.SUBCLK = 0: 1 / Subclock oscillation frequency (fXT)
 - When OB7B.SUBCLK = 1: 1 / low-speed internal oscillation frequency (fRL)
- Read the CLS bit and confirm that the operation has been switched to the main clock operation.

Caution Do not change to a different clock selection until the previous one has entered a stable status.

(6) PCLM - Programmable clock mode register

The 8-bit PCLM register specifies the setting the programmable clock output PCL.

Access This register can be read/written in 1-bit or 8-bit units.

Address FFFF F82F_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	PCL	0	0	PCK1	PCK0
R	R	R	R/W	R	R	R/W	R/W

Table 4-9 PCLM register contents

Bit position	Bit name	Function															
4	PCL	PCL enable: 0: PCL disabled (PCL pin is fixed to low level). 1: PCL enabled.															
1 to 0	PCK[1:0]	PCL clock frequency selection: <table border="1"> <thead> <tr> <th>PCK1</th><th>PCK0</th><th>PCL output clock</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>$f_{PCL} = f_{PLLO}/4$</td></tr> <tr> <td>0</td><td>1</td><td>$f_{PCL} = f_{PLLO}/8$</td></tr> <tr> <td>1</td><td>0</td><td>$f_{PCL} = f_{PLLO}/16$</td></tr> <tr> <td>1</td><td>1</td><td>$f_{PCL} = f_{PLLO}/32$</td></tr> </tbody> </table>	PCK1	PCK0	PCL output clock	0	0	$f_{PCL} = f_{PLLO}/4$	0	1	$f_{PCL} = f_{PLLO}/8$	1	0	$f_{PCL} = f_{PLLO}/16$	1	1	$f_{PCL} = f_{PLLO}/32$
PCK1	PCK0	PCL output clock															
0	0	$f_{PCL} = f_{PLLO}/4$															
0	1	$f_{PCL} = f_{PLLO}/8$															
1	0	$f_{PCL} = f_{PLLO}/16$															
1	1	$f_{PCL} = f_{PLLO}/32$															

Note A PCL clock is only output when the PLL is in locked status.

(7) RCM - Internal oscillator mode register

The 8-bit RCM register specifies the operation and informs about the status of the low-speed and high-speed internal oscillators.

Access This register can be read/written in 1-bit or 8-bit units.

Address FFFF F80C_H.

Initial Value 80_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
RSTS	0	0	0	0	0	HRSTOP	RSTOP
R	R	R	R	R	R	R/W	R/W

Table 4-10 RCM register contents

Bit position	Bit name	Function
7	RSTS	Oscillation stability status of 8 MHz internal oscillator: 0: 8 MHz internal oscillator stopped or waiting for oscillation stability. 1: 8 MHz internal oscillator operating.
1	HRSTOP	Operation/stop of 8 MHz internal oscillator: 0: 8 MHz internal oscillator operating. 1: 8 MHz internal oscillator stopped. Caution: When the CPU clock source is the 8 MHz internal oscillator, do not set this bit to 1.
0	RSTOP	Operation/stop of 240 KHz internal oscillator: 0: 240 KHz internal oscillator operating. 1: 240 KHz internal oscillator stopped. Note: Setting this bit is ignored if bit RMOPIN of option byte 007A _H is set. Caution: When the CPU clock source is the 240 KHz internal oscillator, do not set this bit to 1.

4.2.2 PLL control registers

The Clock Generator's PLL registers control and reflect the operation of the PLL.

(1) LOCKR - PLL lock status register

Phase lock occurs at a given frequency following power application or immediately after the STOP mode is released, and the time required for stabilization is the lockup time (frequency stabilization time). This time until stabilization is called the lockup status, and the stabilized state is called the locked status.

The lock register LOCKR includes a LOCK bit that reflects the PLL frequency stabilization status.

Access This register is read-only, in 8-bit or 1-bit units.

Address FFFF F824_H.

Initial Value 01_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LOCK
R	R	R	R	R	R	R	R

Table 4-11 LOCKR register contents

Bit position	Bit name	Function
0	LOCK	PLL lock status check: 0: Locked status. 1: Unlocked status

The LOCK register does not reflect the lock status of the PLL in real time. The set/reset conditions are as follows:

- Set conditions**
- Upon system reset. This register is set to 01_H by reset and cleared to 00_H after the reset has been released and the oscillation stabilization time has elapsed.
 - In STOP and IDLE2 mode.
 - Upon setting the PLL to stop (clearing bit PLLCTL.PLLON).
 - Upon stopping the main system clock and using the CPU with subclock (setting bits PCC.CK3 and PCC.MCK to 1).
- Clear conditions**
- After reset release and overflow of oscillation stabilization time counter (OSTS register default time).
 - When bit PLLCTL.PLLON is changed from 0 to 1 after PLL lockup timer overflow (time set by PLLS register).
 - After STOP mode release and oscillation stabilization time counter overflow (time set by OSTS register), when the STOP mode was set while the PLL was in PLL mode.
 - After IDLE2 mode release and oscillation stabilization timer overflow (time set by OSTS register), when the IDLE2 mode was set while the PLL was in PLL mode.

Note The PLL can enter the locked status only, if the MainOSC is enabled, i.e. PCC.MCLK = 0.

(2) PLLCTL - PLL control register

The 8-bit PLLCTL register controls the PLL function.

Access This register can be read or written in 8-bit or 1-bit units.

Address FFFF F82C_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SELPLL	PLLON
R	R	R	R	R	R	R/W	R/W

Table 4-12 PLLCTL register contents

Bit position	Bit name	Function
1	SELPLL	Main system clock f_{XX} mode selection: 0: Clock-through mode (f_{XX} is MainOSC f_X or 8 MHz internal oscillator f_{RH} clock, depending on MCM.MCM0). 1: PLL mode (f_{XX} is PLL output f_{PLL} , if MCM.MCM0 = 1 as well).
0	PLLON	Control of PLL operation/stop: 0: PLL stopped. 1: PLL started. (After PLL operation starts, a lockup time is required for frequency stabilization).

- Note**
1. The SELPLL bit can be set to 1 only
 –if the PLL clock frequency has stabilized
 –and current mode is clock-through with MainOSC f_X as main system clock f_{XX} , i.e. MCM.MCM0 = 1
 If the PLL is unlocked or MCM.MCM0 = 0 (clock-through mode with internal oscillator f_{RH}), SELPLL can not be changed to 1. Thus you can not change from 8 MHz internal oscillator clock-through mode directly to PLL mode.
 2. When the PLLON bit is cleared to 0, the SELPLL bit is automatically cleared to 0 (clock-through mode).
 3. When the PLLON bit = 1 and the main clock is stopped, PLL stops the operation.

(3) PLLS - PLL lockup time specification register

The 8-bit PLLS register specifies the settling time of the PLL.

Access This register can be read/written in 8-bit units.

Address FFFF F6C1_H.

Initial Value 03_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	PLLS2	PLLS1	PLLS0
R	R	R	R	R	R/W	R/W	R/W

Table 4-13 PLLS register contents

Bit position	Bit name	Function			
2 to 0	PLLS[2:0]	PLL lockup time selection:			
		PLLS2	PLLS1	PLLS0	Lockup time
		0	1	0	$2^{12}/f_X$
		0	1	1	$2^{13}/f_X$ (default value)
		1	0	0	$2^{14}/f_X$

Note For the exact lockup time, refer to the Electrical Target Specification.

Caution Do not change the setting of the PLLS register during the PLL lock-up time.

4.2.3 Stand-by control registers

These registers control and reflect the various stand-by modes that can be entered for saving power.

(1) PSC - Power save control register

The 8-bit PSC register controls the stand-by function. The STP bit of this register specifies the stand-by mode.

Access This register can be read/written in 8-bit or 1-bit units.

Writing to this register is protected by a special sequence of instructions. Please refer to “*Write Protected Registers*” on page 155 for details.

Address FFFF F1FE_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	NMI1M	NMI0M	INTM	0	0	STP	0
R	R/W	R/W	R/W	R	R	R/W	R

Table 4-14 PSC register contents

Bit position	Bit name	Function
6	NMI1M	Stand-by mode release control by occurrence of INTWDT2 signal: 0: Enable releasing stand-by mode by INTWDT2 signal. 1: Disable releasing stand-by mode by INTWDT2 signal.
5	NMI0M	Stand-by mode release control by NMI pin input: 0: Enable releasing stand-by mode by NMI pin input. 1: Disable releasing stand-by mode by NMI pin input.
4	INTM	Stand-by mode release control by maskable interrupt request signal: 0: Enable releasing stand-by mode by maskable interrupt request signal. 1: Disable releasing stand-by mode by maskable interrupt request signal.
1	STP	Setting of stand-by mode: 0: Normal mode. 1: Stand-by mode. Note: 1. Stand-by modes that can be set by the STP bit: IDLE1 mode, IDLE2 mode, STOP mode, and sub-IDLE mode. 2. Before setting this bit, set the bits PSMR.PSM[1:0].

When writing to this register, follow the instructions given in “*CPU System Functions*” on page 135.

Entering a power save mode requires some attention, refer to “*Power save mode activation*” on page 213.

Caution Entering a power save mode requires special attention, refer to “*Power save mode activation*” on page 213.

(2) PSMR - Power save mode control register

The 8-bit PSMR register is used to specify one of the power save modes. The setting becomes effective when the mode is entered by setting PSC.STP to 1.

Access This register can be read/written in 1-bit or 8-bit units.

Address FFFF F820_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	PSM1	PSM0
R	R	R	R	R	R	R/W	R/W

Table 4-15 PSMR register contents

Bit position	Bit name	Function															
1 to 0	PSM[1:0]	<p>Specification of operation in software stand-by mode:</p> <table> <tr> <th>PSM1</th><th>PSM0</th><th>Power save mode</th></tr> <tr> <td>0</td><td>0</td><td>IDLE1 mode</td></tr> <tr> <td>0</td><td>1</td><td>STOP mode</td></tr> <tr> <td>1</td><td>0</td><td>IDLE2 mode or sub-IDLE mode^{a)}</td></tr> <tr> <td>1</td><td>1</td><td>STOP mode</td></tr> </table> <p>Note: The PSM0 and PSM1 bits take effect after PSC.STP = 1.</p>	PSM1	PSM0	Power save mode	0	0	IDLE1 mode	0	1	STOP mode	1	0	IDLE2 mode or sub-IDLE mode ^{a)}	1	1	STOP mode
PSM1	PSM0	Power save mode															
0	0	IDLE1 mode															
0	1	STOP mode															
1	0	IDLE2 mode or sub-IDLE mode ^{a)}															
1	1	STOP mode															

^{a)} Sub-IDLE mode is entered if the processor is in subclock mode (clocked by f_{XT} or f_{RL}).

For information on these modes, refer to “Power save modes description” on page 196.

4.2.4 Prescaler3 control registers

These registers control the Prescaler3 that generates f_{BRG} which can be applied to the Watch Timer and the Clocked Serial Interface CSIB0. Prescaler3 includes a clock divider, a counter, and a comparator. For details see “Operation of Prescaler3” on page 216.

(1) PRSM0 - Prescaler3 mode register

The PRSM0 register controls the Prescaler3 operation.

Access This register can be read/written in 8-bit units.

Address FFFF F8B0_H.

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
0	0	0	BGCE0	0	0	BGCS01	BGCS00
R	R	R	R/W	R	R	R/W	R/W

Table 4-16 PRSM0 register contents

Bit position	Bit name	Function															
4	BGCE0	Prescaler3 output: 0: Disabled. 1: Enabled.															
1 to 0	BGCS0[1:0]	Selection of counter clock: <table border="1"> <thead> <tr> <th>BGCS01</th><th>BGCS00</th><th>Prescaler clock selection</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>f_X</td></tr> <tr> <td>0</td><td>1</td><td>$f_X / 2$</td></tr> <tr> <td>1</td><td>0</td><td>$f_X / 4$</td></tr> <tr> <td>1</td><td>1</td><td>$f_X / 8$</td></tr> </tbody> </table>	BGCS01	BGCS00	Prescaler clock selection	0	0	f_X	0	1	$f_X / 2$	1	0	$f_X / 4$	1	1	$f_X / 8$
BGCS01	BGCS00	Prescaler clock selection															
0	0	f_X															
0	1	$f_X / 2$															
1	0	$f_X / 4$															
1	1	$f_X / 8$															

- Note**
1. Do not change the values of BGCS0[1:0] during Watch Timer operation.
 2. Set the BGCS0[1:0] bits before setting the BGCE0 bit to 1.
 3. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is used to obtain an f_{BRG} frequency of 32,768 KHz.

(2) PRSCM0 - Prescaler3 compare register

The PRSCM0 register specifies the compare value and hence the output frequency of f_{BRG} .

Access This register can be read/written in 8-bit units.

Address FFFF F8B1_H.

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- Note**
1. Do not rewrite the PRSCM0 register during Watch Timer operation.
 2. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is used to obtain an f_{BRG} frequency of 32,768 KHz.

For details and a calculation example, please refer to “Operation of Prescaler3” on page 216.

4.2.5 Clock Monitor control registers

These registers control and reflect the operation of the Clock Monitor.

(1) CLM - Main oscillator Clock Monitor mode register

The 8-bit CLM register is used to enable the monitor for the main oscillator clock.

Access This register can be read/written in 8-bit or 1-bit units.

Writing to this register is protected by a special sequence of instructions. Please refer to “CPU System Functions” on page 135 for details.

Address FFFF F870_H.

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	CLME
R	R	R	R	R	R	R	R/W

Table 4-17 CLM register contents

Bit position	Bit name	Function
0	CLME	Clock Monitor enable: 0: Clock Monitor for main oscillator disabled. 1: Clock Monitor for main oscillator enabled. This bit can only be cleared by reset.

- Note**
1. CLM.CLME can be set at any time. However, the Clock Monitor is only activated after the main oscillator has stabilized, indicated by OSTC.MSTS = 1.
 2. When reset is generated by the clock monitor, CLM.CLME is cleared to 0 and RESF.CLMRF is set to 1.

4.2.6 Selector control registers

These registers are used to select the clocks and functions of timers TAA_n, TMM0 and serial interfaces UARTD_n, CAN_n.

Note In this section, only the bits that refer to clock generation and distribution are described. For further information please refer to the descriptions of the on-chip peripherals.

(1) SELCNT0 - Selector control register 0

The 8-bit SELCNT0 register is used to specify the clock for timer TMM0.

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F308_H.

Initial Value 00_H. The register is initialized by any reset.

- V850ES/FE3-L
- V850ES/FF3-L

7	6	5	4	3	2	1	0
ISEL07	0	0	ISEL04	ISEL03	ISEL02	0	ISEL00
R/W	R	R	R/W	R/W	R/W	R	R/W

- V850ES/FG3-L

7	6	5	4	3	2	1	0
ISEL07	0	ISEL05	ISEL04	ISEL03	ISEL02	0	ISEL00
R/W	R	R/W	R/W	R/W	R/W	R	R/W

Note “R” bits marked with “0” must not be changed from their default value “0”.

Table 4-18 SELCNT0 register contents

Bit position	Bit name	Function
7	ISEL07	Selection of count clock for TMM0: 0: Clock = $f_{XP1}/512$. 1: Clock = $f_{RH}/8$.
6 to 0	ISEL0[6:0]	Refers to TAA _n .

(2) SELCNT2 - Selector control register 2

The 8-bit SELCNT2 register is used to specify the clock for UARTD0, UARTD1, CAN0 and TAA_n.

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F30C_H.

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
ISEL27	ISEL26	ISEL25	ISEL24	ISEL23	ISEL22	ISEL21	ISEL20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4-19 SELCNT2 register contents

Bit position	Bit name	Function
7	ISEL27	Selection of UARTD1 clock: 0: Clock = f_{XP1} . The clock that stops in the IDLE1 mode. 1: Clock = f_{XP2} . The clock that does not stop in the IDLE1 mode.
6	ISEL26	Selection of UARTD0 clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .
5	ISEL25	Selection of CAN0 clock: 0: Clock = f_{XP1} . 1: Clock = f_{XC} .
4	ISEL24	Selection of TAA4 counter clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .
3	ISEL23	Selection of TAA3 counter clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .
2	ISEL22	Selection of TAA2 counter clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .
1	ISEL21	Selection of TAA1 counter clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .
0	ISEL20	Selection of TAA0 counter clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .

(3) SELCNT3 - Selector control register 3

The 8-bit SELCNT3 register is used to specify the clocks for UARTD2.

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F30E_H.

Initial Value 00_H. The register is initialized by any reset.

- V850ES/FG3-L

7	6	5	4	3	2	1	0
0	0	0	0	0	ISEL32	0	0
R	R	R	R	R	R/W	R	R

Note "R" bits marked with "0" must not be changed from their default value "0".

Table 4-20 SELCNT3 register contents

Bit position	Bit name	Function
2	ISEL32	Selection of UARTD2 clock: 0: Clock = f_{XP1} . 1: Clock = f_{XP2} .

4.3 Option Bytes

The code flash memory versions in this product series have an option data area where a block subject to mask options is specified. When writing a program to a code flash memory version, be sure to set the option data area corresponding to the following option bytes.

The option bytes are used for:

- Enable or disable stopping the 240 KHz internal oscillator by software
- Specifying the WDT2 operation mode
- Selection of SubOSC external connection (crystal or RC resonator)
- Selection of clock source in subclock operation mode (SubOSC or 240 KHz internal oscillator)
- Selection of PLL input clock
- Selection of PLL output clock
- Selection of peripheral clock

The option bytes are stored as 16-bit data at addresses 0000 007A_H and 0000 007B_H of the internal code flash memory.

Note In the following only the Clock generator related option bytes settings are described. For a complete overview refer to “Flash Mask Options” on page 285.

4.3.1 Option byte 0000 007A_H

Address 0000 007A_H.

7	6	5	4	3	2	1	0
STOPXTAL	STOPRCZ	0	0	0	0	WDTMD1	RMOPIN

Note Bits marked with “0” must not be changed from their value “0”.

Table 4-21 Setting of option byte 0000 007A_H

Bit position	Bit name	Function												
7 to 6	STOPXTAL, STOPRCZ	<p>Selection of SubOSC mode:</p> <table> <tr> <th>STOPXTAL</th><th>STOPRCZ</th><th>Sub oscillator setting</th></tr> <tr> <td>0</td><td>0</td><td>Crystal oscillator mode (32,768 KHz)</td></tr> <tr> <td>1</td><td>1</td><td>RC oscillator mode (20 KHz)</td></tr> <tr> <td colspan="2">other than above</td><td>Setting prohibited</td></tr> </table>	STOPXTAL	STOPRCZ	Sub oscillator setting	0	0	Crystal oscillator mode (32,768 KHz)	1	1	RC oscillator mode (20 KHz)	other than above		Setting prohibited
STOPXTAL	STOPRCZ	Sub oscillator setting												
0	0	Crystal oscillator mode (32,768 KHz)												
1	1	RC oscillator mode (20 KHz)												
other than above		Setting prohibited												
1	WDTMD1	<p>Specifies WDT2 operation mode:</p> <p>0: <i>Count operation</i>: Can be stopped by WDM2.WDCS24. <i>Input clock</i>: Selectable by WDTM2 register. 240 KHz internal oscillator or MainOSC. <i>Operation mode</i>: Selectable by WDTM2 register. NMI interrupt (INTWDT2) or reset mode (WDT2RES) selectable.</p> <p>1: <i>Count operation</i>: Cannot be stopped. <i>Input clock</i>: Fixed to 240 KHz internal oscillator. <i>Operation mode</i>: Fixed to reset mode (WDT2RES).</p>												
0	RMOPIN	<p>Option that the 240 KHz internal oscillator can be stopped by software:</p> <p>0: Can be stopped by software. 1: Cannot be stopped.</p>												

4.3.2 Option byte 0000 007B_H

Address 0000 007B_H.

7	6	5	4	3	2	1	0
SUBCLK	0	0	LATENCY	PLLO	PRSI	PLLI1	PLLI0

Note Bits marked with “0” must not be changed from their value “0”.

Table 4-22 Setting of option byte 0000 007B_H

Bit position	Bit name	Function												
7	SUBCLK	Clock source in subclock operating mode: 0: SubOSC selection. 1: 240 KHz internal oscillator selection.												
4	LATENCY	refer to “Flash Mask Options” on page 285												
3	PLLO	PLL output clock f_{PLL} and f_{XMPLL} selection: <table border="1"> <tr> <th>PLLO</th><th>f_{XMPLL}</th><th>f_{PLL}</th></tr> <tr> <td>0 (setting prohibited)</td><td>f_{PLLO}</td><td>f_{PLLO}</td></tr> <tr> <td>1</td><td>$f_{PLLO}/2$</td><td>$f_{PLLO}/2$</td></tr> </table>	PLLO	f_{XMPLL}	f_{PLL}	0 (setting prohibited)	f_{PLLO}	f_{PLLO}	1	$f_{PLLO}/2$	$f_{PLLO}/2$			
PLLO	f_{XMPLL}	f_{PLL}												
0 (setting prohibited)	f_{PLLO}	f_{PLLO}												
1	$f_{PLLO}/2$	$f_{PLLO}/2$												
2	PRSI	Divider Setting for peripheral clocks f_{XP1} and f_{XP2} : 0: $f_{XP1}, f_{XP2} = f_{XX}$ 1: $f_{XP1}, f_{XP2} = f_{XX}/2$												
1 to 0	PLLI[1:0]	PLL input clock frequency selection: <table border="1"> <tr> <th>PLLI1</th><th>PLLI0</th><th>PLL input clock</th></tr> <tr> <td>0</td><td>0</td><td>$f_{PLLI} = f_X$</td></tr> <tr> <td>0</td><td>1</td><td>$f_{PLLI} = f_X/2$</td></tr> <tr> <td>1</td><td>x</td><td>$f_{PLLI} = f_X/4$</td></tr> </table>	PLLI1	PLLI0	PLL input clock	0	0	$f_{PLLI} = f_X$	0	1	$f_{PLLI} = f_X/2$	1	x	$f_{PLLI} = f_X/4$
PLLI1	PLLI0	PLL input clock												
0	0	$f_{PLLI} = f_X$												
0	1	$f_{PLLI} = f_X/2$												
1	x	$f_{PLLI} = f_X/4$												

4.4 Clock Generator Operation

This chapter describes the specific features of the Clock Generator. For details see:

- “Overview of clock operation control settings” on page 191
- “Operation state transitions” on page 192
- “Power save modes description” on page 196
- “Available clocks in power save modes” on page 211
- “Controlling the PLL” on page 215
- “Watch Dog Timer Clock” on page 215
- “CLKOUT function” on page 215
- “Operation of Prescaler3” on page 216
- “Operation of the Clock Monitor” on page 217

4.4.1 Overview of clock operation control settings

The following table gives an overview of the settings that specify the CPU system clock f_{VCLK} . It identifies the register bits that must be set or cleared to generate specific f_{VCLK} .

Table 4-23 CPU system clock settings

CCLS.CCLSF	PCC.CLS	PLLCTL.SELPLL	MCM.MCM0	Option byte 007B: SUBCLK bit	Operation Clock
0	0 (Main system clock operation mode)	0 (Clock-through mode)	0 (8 MHz internal oscillator mode)	x ^a	8 MHz internal oscillator clock operation
		1 (PLL mode)	1 (MainOSC mode)		MainOSC clock operation
					PLL operation
	1 (Subclock operation mode)	x		0 (SubOSC mode)	SubOSC clock operation
				1 (240 KHz internal oscillator mode 2)	240 KHz internal oscillator clock operation (Sub)
1	-			240 KHz internal oscillator clock operation (Security)	
Other than above				Setting prohibited	

a) x = don't care

4.4.2 Operation state transitions

The following figure illustrates the various state transitions.




Figure 4-2 Operation state transition diagram

- Note**
1. When the PLL operation mode is entered, secure the lockup time by using software and check the PLL lock status by using the LOCKR.LOCK bit.
 2. When changing the operation mode to the main clock oscillator mode, secure the oscillation stabilization time by using software and check the oscillation stabilization status by using the OSTC.OSTS bit. Enable the PLL operation before the main clock oscillator is enabled or after the oscillation is stabilized.

(1) Status transition from PLL operation




Figure 4-3 Stand-by transition from PLL operation (PLL = ON)

- Note**
1. After the time set by the OSTS register has elapsed, the CPU returns to the PLL mode.
 2. After the time set by the OSTS register has elapsed, the CPU returns to the PLL mode. If the Watchdog Timer overflows (reset) while the oscillation stabilization time is being counted, the CPU starts clock operation with the internal oscillator.

(2) Status transition from main clock-through operation (with PLL on)






Figure 4-4 Stand-by transition from x1 main clock-through operation (PLL = ON)

- Note**
1. After the time set by the OSTS register has elapsed, the CPU returns to the through mode.
 2. After the time set by the OSTS register has elapsed, the CPU returns to the through mode. If the Watchdog Timer overflows (reset) while the oscillation stabilization time is counted, the CPU starts its clock operation with the internal oscillator.

(3) Status transition from main clock-through operation (with PLL off)**Figure 4-5 Stand-by transition from x1 main clock-through operation (PLL = OFF)**

- Note**
1. After the time set by the OSTS register has elapsed, the CPU returns to the through mode.
 2. After the time set by the OSTS register has elapsed, the CPU returns to the through mode. If the Watchdog Timer overflows (reset) while the oscillation stabilization time is counted, the CPU starts its clock operation with the internal oscillator.

(4) Status transition to / from subclock operation**Figure 4-6** Status transition diagram (during subclock operation)

4.4.3 Power save modes description

This section explains the various power save modes in detail.

Table 4-24 Stand-by modes

Mode	Functional Outline
HALT mode	Mode in which only the operating clock of the CPU is stopped
IDLE1 mode	Mode in which all the internal operations of the chip except the oscillator, PLL and flash memory are stopped
IDLE2 mode	Mode in which all the internal operations of the chip except the oscillator are stopped
STOP mode	Mode in which all the internal operations of the chip except the subclock oscillator are stopped
Subclock operation mode	Mode in which the subclock is used as the CPU system clock
Sub-IDLE mode	Mode in which all the internal operations of the chip except the oscillator, PLL and flash memory are stopped, in the subclock operation mode

During power save mode

During all power save modes, the pins behave as follows:

- All output pins retain their function. That means all outputs are active, provided the required clock source is available.
- All input pins remain as input pins.
- All input pins with stand-by wake-up capability remain active, the function of all others is disabled.

During all power save modes, the main oscillator Clock Monitor remains active, provided that the oscillator is operating. If the oscillator is switched off during stand-by, the Clock Monitor enters stand-by as well.

Wake-up signals

The following signals can awake the controller from power save modes:

- Reset signals
 - external $\overline{\text{RESET}}$
 - Power-On-Clear reset RESPOC
 - Watchdog Timer reset RESWDT2
The Watchdog Timer must be configured to generate the reset in case of overflow and its input clock must be active during stand-by.
 - Clock Monitor reset RESCLM
The main oscillator must be active during stand-by.
- Non maskable interrupts
 - NMIO
The appropriate port must be configured correctly.
 - NMIWDT2
The Watchdog Timer must be configured to generate the interrupt in case of overflow and its input clock must be active during stand-by.

- Maskable interrupts
 - any unmasked maskable interrupt

Note that not all these signals are available in all power save modes.

Note In the following tables the clock status “operates” does not necessarily mean that the functions that use this clock source are operating as well.

(1) HALT mode

In this mode, the clock oscillators continue operating, but clock supply to the CPU is stopped. Clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the contents of the internal RAM before the HALT mode was set are retained. The on-chip peripheral functions that are not dependent upon the instruction processing of the CPU continue operating.

The HALT mode can reduce the average current consumption of the system if it is used with the normal operation mode for intermittent operation.

Entering HALT mode When the HALT instruction is executed in the normal operation mode, the HALT mode is set.

Insert five or more NOP instructions after the HALT instruction.

Note If the HALT instruction is executed while an interrupt request signal is held pending, the HALT mode is set but is released immediately by the pending interrupt request.

HALT mode status The following table shows the operation status in the HALT mode.

Table 4-25 Controller status in HALT mode (1/2)

		Working condition	
		Without Subclock	With Subclock
MainOSC (f_X)		Oscillation enabled	
SubOSC (f_{XT})		-	Oscillation enabled
240 KHz internal oscillator (f_{RL})		Oscillation enabled	
8 MHz internal oscillator (f_{RH})		Oscillation enabled	
PLL (f_{PLLO})		Operable	
CPU		Stops operation	
Port function		Holds status before HALT mode is set	
Timer/counter	TAA0 -TAA4	TAA0, 2, and 4: Operable TAA1 and 3: Operable, when other than f_{XT} is selected as the count clock	Operable
	TMM0	Operable, when other than f_{XT} is selected as the count clock	Operable
Watch Timer (WT)		Operable	
Watchdog Timer (WDT2)		Operable	
AD converter		Operable	
Serial Interface	UARTD0-2	Operable	
	CSIB0-1	Operable	
	IIC00	Operable	

Table 4-25 Controller status in HALT mode (2/2)

	Working condition	
	Without Subclock	With Subclock
CAN Controller(CAN0)	Operable	
Interrupt Controller	Operable	
Key interrupting function	Operable	
Clock Monitor	Operable	
Power-On-Clear circuit	Operable	
Low-Voltage Detector	Operable	
Voltage Regulator	Operation continues	
Internal data	The CPU registers, states, data and all other internal data such as the contents of the internal RAM are retained as they were before HALT mode was set	

Leaving HALT mode The HALT mode is released by a non-maskable interrupt request signal (NMI pin input or INTWDT2 signal), unmasked external interrupt request signal, unmasked internal interrupt request of a peripheral function that can operate in the HALT mode, or reset signal (reset by RESET pin input, WDT2RES signal, Low-Voltage Detector (LVI), or Clock Monitor (CLM)).

When the HALT mode has been released, the normal operation mode is restored.

(a) Release by non-maskable interrupt request or unmasked maskable interrupt request

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the HALT mode is set in an interrupt routine, however, the operation is performed as follows:

- If an interrupt request signal having a priority lower than that of the interrupt request currently being serviced is generated, the HALT mode is released, but the interrupt request with the lower priority is not acknowledged. The interrupt request signal itself is held.
- If an interrupt request signal (including a non-maskable interrupt request signal) having a priority higher than that of the interrupt request currently being serviced is generated, the HALT mode is released, and this interrupt request signal is acknowledged.

Table 4-26 Operation after HALT mode is released by interrupt request signal

Releasing Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address, or the next instruction is executed.	The next instruction is executed.

(b) Releasing by $\overline{\text{RESET}}$ input

The operation is the same as the normal reset operation.

(2) IDLE1 mode

In the IDLE1 mode, the main oscillator, PLL and flash memory continue operating, but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the IDLE1 mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate on the subclock or external clock continue operating.

The IDLE1 mode can reduce current consumption more than the HALT mode because the operations of the on-chip peripheral functions are stopped. Because the main oscillator is not stopped, however, the normal mode can be restored without securing the oscillation stabilization time, in the same manner as in the HALT mode.

Entering IDLE1 mode The IDLE1 mode is set when the PSM1 and PSM0 bits of the PSMR register are cleared to "00" and the STP bit of the PSC register is set to 1 in the normal operation mode.
Insert five or more NOP instructions after the store instruction that manipulates the PSC register to set the IDLE1 mode.

IDLE1 mode status The following table shows the operation status in the IDLE1 mode.

Table 4-27 Controller status in IDLE1 mode (1/2)

		Working condition	
		Without Subclock	With Subclock
MainOSC (f_X)		Oscillation enabled	
SubOSC (f_{XT})		-	Oscillation enabled
240 KHz internal oscillator (f_{RL})		Oscillation enabled	
8 MHz internal oscillator (f_{RH})		Oscillation enabled	
PLL (f_{PLLO})		Operable	
CPU		Stops operation	
Port function		Holds status before IDLE1 mode is set	
Timer/counter	TAA0 -TAA4	Operable, if f_{XP2} is selected as the count clock	TAA0, 2, and 4: Operable, if f_{XP2} is selected as the count clock. TAA1 and 3: Operable, if f_{XP2} or f_{XT} is selected as the count clock ^a
	TMM0	Operable, if $f_{RH}/8$, $f_{RL}/8$ or INTWT is selected as the count clock	Operable if $f_{RH}/8$, $f_{RL}/8$, INTWT or f_{XT} is selected as count clock.
Watch Timer (WT)		Operable, if clocked by Prescaler3	Operable
Watchdog Timer (WDT2)		Operable	
AD converter ^b		Stops operation	
Serial Interface	UARTD0-2	UARTD0: Operable if either f_{XP2} or ASCKD0 is selected input clock UARTD1-2: Operable if f_{XP2} is selected as operation clock.	
	CSIB0-1	Operable, if SCKBn is selected as input clock.	
	IIC00	Stops operation	
CAN Controller (CAN0)		Stops operation	
Interrupt Controller		Stops operation (But it is possible to leave IDLE1 Mode)	
Key interrupting function		Operable	
Clock Monitor		Operable	

Table 4-27 Controller status in IDLE1 mode (2/2)

	Working condition	
	Without Subclock	With Subclock
Power-On-Clear circuit	Operable	
Low-Voltage Detector	Operable	
Voltage Regulator	Operation continues	
Internal data	The CPU registers, states, data and all other internal data such as the contents of the internal RAM are retained as they were before IDLE1 mode was set	

- a) Only when setting the ISELxx bit =1 (f_{XP2}), the count operation by f_{XT} is also possible.
b) To achieve low power consumption, stop the A/D Converter before shifting to the IDLE1 mode.

Leaving IDLE1 mode The IDLE1 mode is released by a non-maskable interrupt request signal (NMI pin input or INTWDT2 signal), unmasked external interrupt request signal, unmasked internal interrupt request signal of a peripheral function that can operate in the IDLE1 mode, or reset signal.

Note Interrupt request signals that are disabled by the NMI1M, NMI0M, and INTM bits of the PSC register are invalid and do not release the IDLE1 mode.

When digital noise elimination is enabled for INTP3, the power save mode cannot be released using INTP3 pin. For details, refer to “Pin Functions” on page 31.

When the IDLE1 mode has been released, the normal operation mode is restored.

(a) Release by non-maskable interrupt request or unmasked maskable interrupt request

The IDLE1 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE1 mode is set in an interrupt routine, however, the operation is performed as follows:

- If an interrupt request signal having a priority lower than that of the interrupt request currently being serviced is generated, the IDLE1 mode is released, but the interrupt request with the lower priority is not acknowledged. The interrupt request signal itself is held.
- If an interrupt request signal (including a non-maskable interrupt request signal) has a priority higher than that of the interrupt request currently being serviced is generated, the IDLE1 mode is released, and this interrupt request signal is acknowledged.

Table 4-28 Operation after IDLE1 mode is released by interrupt request signal

Releasing Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address, or the next instruction is executed.	The next instruction is executed.

(b) Releasing by $\overline{\text{RESET}}$ input

The operation is the same as the normal reset operation.

(3) IDLE2 mode

In the IDLE2 mode, the main clock oscillator continues operating, but clock supply to the CPU, PLL, flash memory, and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the IDLE2 mode was set are retained. Not only the CPU but also the other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate on the subclock or external clock continue operating.

The IDLE2 mode can reduce current consumption more than the IDLE1 mode because the operations of the on-chip peripheral functions and flash memory are stopped. Because the PLL and flash memory are stopped, however, setup times for the PLL and flash memory must be maintained after the IDLE2 mode is released.

Entering IDLE2 mode

The IDLE2 mode is set when the PSM1 and PSM0 bits of the PSMR register are set to "10" and the STP bit of the PSC register is set to 1 in the normal operation mode.

Note Insert five or more NOP instructions after the store instruction that manipulates the PSC register to set the IDLE2 mode.

IDLE2 mode status The following table shows the operation status in the IDLE2 mode.

Table 4-29 Controller status in IDLE2 mode

		Working condition	
		Without Subclock	With Subclock
MainOSC (f_X)		Oscillation enabled	
SubOSC (f_{XT})		-	Oscillation enabled
240 KHz internal oscillator (f_{RL})		Oscillation enabled	
8 MHz internal oscillator (f_{RH})		Oscillation enabled	
PLL (f_{PLLO})		Stops operation	
CPU		Stops operation	
Port function		Holds status before IDLE2 mode is set	
Timer/counter	TAA0 -TAA4	Stops operation	
	TMM0	Operable if $f_{RH}/8$, $f_{RL}/8$ or INTWT is selected as count clock.	Operable if $f_{RH}/8$, $f_{RL}/8$, INTWT or f_{XT} is selected as count clock.
Watch Timer (WT)		Operable, if clocked by Prescaler3	Operable
Watchdog Timer (WDT2)		Operable	
AD convertora		Stops operation	
Serial Interface	UARTD0-2	UARTD0: Operable if ASCKD0 is selected as input clock UARTD1-2: Operation stops	
	CSIB0-1	Operable, if SCKBn is selected as input clock.	
	IIC00	Stops operation	
CAN Controller (CAN0)		Stops operation	
Interrupt Controller		Stops operation (But it is possible to leave IDLE2 Mode)	
Key interrupting function		Operable	
Clock Monitor		Operable	
Power-On-Clear circuit		Operable	
Low-Voltage Detector		Operable	
Voltage Regulator		Operation continuous	
Internal data		The CPU registers, states, data and all other internal data such as the contents of the internal RAM are retained as they were before IDLE2 mode was set	

a) To achieve low power consumption, stop the A/D Converter before shifting to the IDLE2 mode.

Leaving IDLE2 mode The IDLE2 mode is released by a non-maskable interrupt request signal (NMI pin input or INTWDT2 signal), unmasked external interrupt request signal, unmasked internal interrupt request of a peripheral function that can operate in the IDLE2 mode, or reset signal.

When the IDLE2 mode has been released, the normal operation mode is restored.

- Note**
1. Interrupt request signals that are disabled by the NMI1M, NMI0M, and INTM bits of the PSC register are invalid and do not release the IDLE2 mode.
 2. When digital noise elimination is enabled for INTP3, the power save mode cannot be released using INTP3 pin. For details, refer to "Pin Functions" on page 31.

(a) Release by non-maskable interrupt request or unmasked maskable interrupt request

The IDLE2 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE2 mode is set in an interrupt routine, however, the operation is performed as follows:

- If an interrupt request signal having a priority lower than that of the interrupt request currently being serviced is generated, the IDLE2 mode is released, but the interrupt request with the lower priority is not acknowledged. The interrupt request signal itself is held.
- If an interrupt request signal (including a non-maskable interrupt request signal) has a priority higher than that of the interrupt request currently being serviced is generated, the IDLE2 mode is released, and this interrupt request signal is acknowledged.

Table 4-30 Operation after IDLE2 mode is released by interrupt request signal

Releasing Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address after the specified setup time has elapsed.	
Maskable interrupt request signal	Execution branches to the handler address, or the next instruction is executed after the specified setup time has elapsed.	The next instruction is executed after the specified setup time has elapsed.

(b) Releasing by $\overline{\text{RESET}}$ input

The operation is the same as the normal reset operation.

(c) Securing setup time after release of IDLE2 mode

Secure the setup time of ROM (flash memory) after releasing the IDLE2 mode.

- Releasing by non-maskable interrupt request signal or unmasked maskable interrupt request signal:

The setup time is secured by setting the OSTS register.

When a source that releases the IDLE2 mode occurs, an internal dedicated timer starts counting in accordance with the setting of the OSTS register. When this counter overflows, the normal operation mode is restored.

- Releasing by reset input ($\overline{\text{RESET}}$ pin input or WDT2RES occurrence)

The operation is the same as the normal reset operation.

The oscillation stabilization time is the default value of the OSTS register, $2^{16} / f_X$.




Figure 4-7 IDLE2 mode timing

(4) STOP mode

In the STOP mode, the subclock oscillator continues operating, but the main clock oscillator stops operating. Moreover, clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. Not only the CPU but also the other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate on the subclock or external clock continue operating.

The STOP mode can reduce current consumption more than the IDLE2 mode because the operation of the main clock oscillator is stopped. When the subclock oscillator, internal oscillator, and external clock are not used, the current consumption can be substantially reduced with only a leakage current flowing.

Entering STOP mode The STOP mode is set when the PSM1 and PSM0 bits of the PSMR register are set to "01" or "11", and the STP bit of the PSC register is set to 1 in the normal operation mode.

Insert five or more NOP instructions after the store instruction that manipulates the PSC register to set the STOP mode.

STOP mode status The following table shows the operation status in the STOP mode.

Table 4-31 Controller status in STOP mode (1/2)

	Working condition	
	Without Subclock	With Subclock
MainOSC (f_X)	Stops operation	
SubOSC (f_{XT})	-	Oscillation enabled
240 KHz internal oscillator (f_{RL})	Oscillation enabled	
8 MHz internal oscillator (f_{RH})	Stops operation	
PLL (f_{PLO})	Stops operation	
CPU	Stops operation	
Port function	Holds status before STOP mode is set	

Table 4-31 Controller status in STOP mode (2/2)

		Working condition	
		Without Subclock	With Subclock
Timer/counter	TAA0 -TAA4	Stops operation	
	TMM0	Operable if f _{BRG} (clock of dividing frequency of Prescaler3) is selected as count clock.	Operable if f _{RL} /8, INTWT or f _{XT} is selected as count clock.
Watch Timer (WT)		Stops operation	Operable if f _{XT} is selected as count clock.
Watchdog Timer (WDT2)		Operable if f _{RL} is selected as count clock.	
AD convertor		Stops operation	
Serial Interface	UARTD0-2	UARTD0: Operable if ASCKD0 is selected input clock UARTD1-2: Operation stops.	
	CSIB0-1	Operable, if SCKBn is selected as input clock.	
	IIC00	Stops operation	
CAN Controller (CAN0)		Stops operation	
Interrupt Controller		Stops operation (But it is possible to leave STOP Mode)	
Key interrupting function		Operable	
Clock Monitor		Stops operation	
Power-On-Clear circuit		Operable	
Low-Voltage Detector		Operable	
Voltage Regulator		Operation continuous	
Internal data		The CPU registers, states, data and all other internal data such as the contents of the internal RAM are retained as they were before STOP mode was set	

- Note**
1. If the STOP mode is set while the A/D Converter is operating, the A/D Converter is automatically stopped and starts operating again after the STOP mode is released. However, in that case, the A/D conversion results up to the second conversion after the STOP mode is released are invalid (the third or later conversion results are valid). All the A/D conversion results before the STOP mode was set are invalid.
 2. The power consumption in STOP mode is the same, no matter whether the A/D Converter was operating or stopped before the STOP mode was set.

Leaving STOP mode The STOP mode is released by a non-maskable interrupt request signal (NMI pin input or INTWDT2 signal), unmasked external interrupt request signal, unmasked internal interrupt request signal of a peripheral function that can operate in the STOP mode, or reset signal.

When the STOP mode has been released, the normal operation mode is restored.

- Note**
1. Interrupt request signals that are disabled by the NMI1M, NMI0M, and INTM bits of the PSC register are invalid and do not release the STOP mode.
 2. When digital noise elimination is enabled for INTP3, the power save mode cannot be released using INTP3 pin. For details, refer to “Pin Functions” on page 31.

(a) Release by non-maskable interrupt request or unmasked maskable interrupt request

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the STOP mode is set in an interrupt routine, however, the operation is performed as follows:

- If an interrupt request signal with a priority lower than that the interrupt request currently being serviced is generated, the STOP mode is released, but the interrupt request with the lower priority is not acknowledged. The interrupt request signal itself is held.
- If an interrupt request signal (including a non-maskable interrupt request signal) with a priority higher than that of the interrupt request currently being serviced is generated, the STOP mode is released, and this interrupt request signal is acknowledged.

Table 4-32 Operation after STOP mode is released by interrupt request signal

Releasing Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address after the specified oscillation stabilization time has elapsed.	
Maskable interrupt request signal	Execution branches to the handler address, or the next instruction is executed after the oscillation stabilization time has elapsed.	The next instruction is executed after the oscillation stabilization time has elapsed.

(b) Securing setup time after release of STOP mode

The main clock / 8MHz internal oscillator stop operating when the STOP mode is set. Therefore, secure the oscillation stabilization time of the clock oscillator(s) after releasing the STOP mode.

Releasing by non-maskable interrupt request signal or unmasked maskable interrupt request signal:

- The setup time is secured by setting the OSTS register.
- When a source that releases the STOP mode occurs, an internal dedicated timer starts counting in accordance with the setting of the OSTS register. When this counter overflows, the normal operation mode is restored.




Figure 4-8 STOP mode timing for main clock operation

(c) Releasing by $\overline{\text{RESET}}$ input

The operation is the same as the normal reset operation.

(5) Subclock operation mode

When the subclock operation mode is set, the CPU system clock f_{VBCLK} is changed from the main system clock to the subclock. Subclock can be f_{XT} or f_{RL} . The selection is made by the SUBCLK bit of the option byte 007B_H.

Check that the CPU system clock has been changed by using the CLS bit of the PCC register.

When the MCK bit of the PCC register is set to 1, the operation of the main clock oscillator is stopped. Consequently, the entire system operates on the subclock.

In the subclock operation mode, the subclock is used as the CPU system clock, so that the current consumption can be reduced from that in the normal operation mode. In addition, a current consumption close to that in the STOP mode can be achieved by stopping the operation of the main clock oscillator.

Entering subclock mode The subclock operation mode is set when the CK3 bit of the PCC register is set to 1 in the normal operation mode.

- Note**
1. Changing the value of the CK2 to CK0 bits of the PCC register is prohibited when the CK3 bit is manipulated (0 to 1 or 1 to 0). Set the CK3 bit by using a bit manipulation instruction. For details of the PCC register, refer to “PCC - Processor clock control register” on page 173.
 2. If the following condition is not satisfied, change the CK2 to CK0 bits so as to satisfy the condition and move to subclock operation mode.
Internal system clock (f_{CLK}) > subclock (f_{SC}) × 4

Subclock mode status The following table shows the operation status in subclock mode.

Table 4-33 Controller status in subclock mode (1/2)

		Working condition	
		With MainOSC operating	With MainOSC stopped
MainOSC (f_{X})		Oscillation enabled	
SubOSC (f_{XT})		Oscillation enabled	
240 KHz internal oscillator (f_{RL})		Oscillation enabled	
8 MHz internal oscillator (f_{RH})		Oscillation enabled	
PLL (f_{PULO})		Operable	Stops operation ^a
CPU		Operable	
Port function		Settable	
Timer/counter	TAA0 -TAA4	Operable	Stops operation
	TMM0	Operable	Operable if $f_{\text{RH}}/8$, $f_{\text{RL}}/8$, INTWT or f_{XT} is selected as count clock.
Watch Timer (WT)		Operable	Operable if f_{XT} is selected as count clock.
Watchdog Timer (WDT2)		Operable	Operable if f_{RL} is selected as count clock.
AD convertor		Operable	Stops operation

Table 4-33 Controller status in subclock mode (2/2)

		Working condition	
		With MainOSC operating	With MainOSC stopped
Serial Interface	UARTD0-2	Operable	UARTD0: Operable if ASCKD0 is selected input clock UARTD1-2: Operation stops
	CSIB0-1	Operable	Operable if SCKBn input clock is selected as operation clock.
	IIC00	Operable	Stops operation
CAN Controller (CAN0)		Operable	Stops operation
Interrupt Controller		Operable	
Key interrupting function		Operable	
Clock Monitor		Operable	
Power-On-Clear circuit		Operable	
Low-Voltage Detector		Operable	
Voltage Regulator		Operation continuous	
Internal data		Settable	

a) Set PLL to stop (PLLCTL.PLLON = 0) when you stop the main clock oscillation circuit.

- Note**
1. When stopping the main clock, be sure to stop the PLL (by clearing the PLLON bit of the PLLCTL register to 0).
 2. When the CPU is operating on the subclock and main clock oscillation is stopped, accessing a register in which a wait occurs is disabled. If a wait is generated, it can be released only by RESET.

Leaving subclock mode The subclock operation mode is released by clearing the CK3 bit to 0 or by a reset signal.

- Note**
1. Changing the set value of the CK2 to CK0 bits of the PCC register is prohibited when the CK3 bit is manipulated (set the CK3 bit by using a bit manipulation instruction). For details of the PCC register, refer to “PCC - Processor clock control register” on page 173.
 2. When digital noise elimination is enabled for INTP3, the power save mode cannot be released using INTP3 pin. For details, refer to “Pin Functions” on page 31.

When the main clock is stopped (PCC.MCK = 1), clear the MCK bit to 0, secure the oscillation stabilization time of the main clock by software, and then clear the CK3 bit to 0.

When the subclock operation mode is released, the normal operation mode is restored.

(6) Sub-IDLE mode

In the sub-IDLE mode, the clock oscillator continues operating, but clock supply to the CPU, flash memory, and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the sub-IDLE mode was set is retained. Not only the CPU but also

the other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate on the subclock continue operating.

The sub-IDLE mode can reduce current consumption more than the subclock operation mode because the operations of the CPU, flash memory, and other on-chip peripheral functions are stopped.

If the sub-IDLE mode is set after the main clock is stopped, a current consumption close to that in the STOP mode can be achieved.

Entering sub-IDLE mode The sub-IDLE mode is set when the PSM1 and PSM0 bits of the PSMR register are set to “10” and the STP bit of the PSC register is set to 1 while the processor is in the subclock operation mode.

Note Insert five or more NOP instructions after the store instruction that manipulates the PSC register to set the sub-IDLE mode.

Sub-IDLE mode status The following table shows the operation status in sub-IDLE mode.

Table 4-34 Controller status in sub-IDLE mode

		Working condition	
		When main clock oscillator oscillates	When main clock oscillator stops
240 KHz internal oscillator (f_{RL})		Oscillation enabled	
8 MHz internal oscillator (f_{RH})		Oscillation enabled	
PLL (f_{PLLO})		Operable	Stops operation ^a
CPU		Stops operation	
Port function		The settings of the previous mode are maintained	
Timer/counter	TAA0 -TAA4	Stops operation	
	TMM0	Operable if $f_{RH}/8$, $f_{RL}/8$ or f_{XT} is selected as count clock.	
Watch Timer (WT)		Operable	Operable if f_{XT} is selected as count clock.
Watchdog Timer (WDT2)		Operable	Operable if f_{RL} is selected as count clock.
AD convertor		Stops operation	
Serial Interface	UARTD0-2	UARTD0: Operable, if ASCKD0 is selected as input clock UARTD1-2: Operation stops	
	CSIB0-1	Operable if SCKBn input clock is selected as operation clock.	
	IIC00	Stops operation	
CAN Controller (CAN0-3)		Stops operation	
Interrupt Controller		Stops operation (but it is possible to leave Sub Idle Mode)	
Key interrupting function		Operable	
Clock Monitor		Operable	
Power-On-Clear circuit		Operable	
Low-Voltage Detector		Operable	
Voltage Regulator		Operation continuous	
Internal data		The CPU registers, statuses, data and all other internal data such as the contents of the internal RAM are retained as they were before Sub IDLE mode was set	

^{a)} Stop the PLL (PLLCTL.PLLON = 0) when you stop the main clock oscillation circuit.

Leaving sub-IDLE mode The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input or INTWDT2 signal), unmasked external interrupt request signal, unmasked internal interrupt request of a peripheral function that can operate in the sub-IDLE mode, or reset signal.

The PLL returns to the operation status before the sub-IDLE mode was set.

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is restored. When the sub-IDLE mode is released by RESET, the normal operation mode is restored.

- Note**
1. Interrupt request signals that are disabled by the NMI1M, NMI0M, and INTM bits of the PSC register are invalid and do not release the sub-IDLE mode.
 2. When digital noise elimination is enabled for INTP3, the power save mode cannot be released using INTP3 pin. For details, refer to “Pin Functions” on page 31.

(a) Release by non-maskable interrupt request or unmasked maskable interrupt request

The sub-IDLE mode is released by a non-maskable interrupt signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal.

If the sub-IDLE mode is set in an interrupt routine, however, the operation is performed as follows:

- Interrupt request signals that are set (disabled) by the NMI1M, NMI0M, and INTM bits of the PSC register are invalid and do not release the sub-IDLE mode.
- If an interrupt request signal having a priority lower than that of the interrupt request currently being serviced is generated, the sub-IDLE mode is released, but the interrupt request with the lower priority is not acknowledged. The interrupt request signal itself is held.
- If an interrupt request signal (including a non-maskable interrupt request signal) having a priority higher than that of the interrupt request currently being serviced is generated, the sub-IDLE mode is released, and this interrupt request signal is acknowledged.

Table 4-35 Operation after sub-IDLE mode is released by interrupt request signal

Releasing Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address, or the next instruction is executed.	The next instruction is executed.

(b) Releasing by RESET input

The operation is the same as the normal reset operation.

4.4.4 Available clocks in power save modes

The following table gives an overview of the clock signals available in the various stand-by modes.

Table 4-36 Clock operation in power save modes

Operation status		f_X/f_{PLL} Note2	f_{XT} Note2	f_{RL} Note2	f_{RH} Note2	f_{PLL} f_{PCL}	f_{XX}	f_{XP1}	f_{VBCLK}	f_{CPU}	f_{XP2}	f_{XC}
Reset period		x	O	x	x	x	x	x	x	x	x	x
From reset release to 8 MHz internal oscillator setup		x	O	O	O	x	O	x	x	x	x	x
8 MHz internal oscillator Note1	Run	enable	O	enable	O	enable	O	O	O	O	O	enable
	HALT mode	enable	O	enable	O	enable	O	O	O	x	O	enable
	IDLE1 mode	enable	O	enable	O	enable	x	x	x	x	O	x
	STOP mode	x	O	enable	x	x	x	x	x	x	x	x
	From STOP release to oscillation stabilization	enable	O	enable	O	x	O	x	x	x	O	enable
MainOSC Note1	Run	O	O	enable	enable	enable	O	O	O	O	O	O
	HALT mode	O	O	enable	enable	enable	O	O	O	x	O	O
	IDLE1 mode	O	O	enable	enable	enable	x	x	x	x	O	x
	IDLE2 mode	O	O	enable	enable	x	x	x	x	x	x	x
	From IDLE2 release to setup	O	O	enable	enable	x	x	x	x	x	x	x
	STOP mode	x	O	enable	x	x	x	x	x	x	x	x
	From STOP release to oscillation stabilization	O	O	enable	enable	x	x	x	x	x	x	x
PLL/ Note1	Run	O	O	enable	enable	O	O	O	O	O	O	O
	HALT mode	O	O	enable	enable	O	O	O	O	x	O	O
	IDLE1 mode	O	O	enable	enable	O	x	x	x	x	O	x
	IDLE2 mode	O	O	enable	enable	x	x	x	x	x	x	x
	From IDLE2 release to setup	O	O	enable	enable	x	x	x	x	x	x	x
	STOP mode	x	O	enable	x	x	x	x	x	x	x	x
	From STOP release to oscillation stabilization	O	O	enable	enable	x	x	x	x	x	x	x
SubOSC Note1	Run	enable	O	enable	enable	enable	enable	enable	O	O	enable	enable
	IDLE mode	enable	O	enable	enable	enable	x	x	x	x	x	x
240 KHz internal oscillator-Sub Note1	Run	enable	O	O	enable	enable	enable	enable	O	O	enable	enable
	HALT mode	enable	O	O	enable	enable	x	x	x	x	x	x
240 KHz internal oscillator-Security Note1	Run	-	O	O	enable	-	enable	enable	O	O	enable	enable
	HALT mode	-	O	O	enable	-	enable	enable	O	x	enable	enable

O: Operating

x: Stopped

Enable: Operation enable (by control register and option bytes setting)

Note 1. The working conditions are the following:

- | | |
|---|--|
| - 8 MHz internal oscillator: | 8 MHz internal oscillator clock operation |
| - MainOSC: | MainOSC clock operation |
| - PLL: | PLL clock operation |
| - SubOSC: | SubOSC clock operation |
| - 240 KHz internal oscillator-Sub: | 240 KHz internal oscillator clock operation for Sub |
| - 240 KHz internal oscillator-Security: | 240 KHz internal oscillator clock operation for Security |

2. The clock signals are:

- | | |
|---------------|-----------------------------------|
| f_X : | MainOSC clock |
| f_{XT} : | SubOSC clock |
| f_{RL} : | 240 KHz internal oscillator clock |
| f_{RH} : | 8 MHz internal oscillator clock |
| f_{PLL} : | PLL output clock |
| f_{PCL} : | Programmable clock output |
| f_{XX} : | Main system clock |
| f_{VBLCK} : | CPU system clock |
| f_{CPU} : | CPU core clock |
| f_{XP1} : | Peripheral clock (Prescaler1) |
| f_{XP2} : | Clock for UARTD, TAA |
| f_{XC} : | Clock for CAN |

4.4.5 Power save mode activation

In the following procedures are described how to securely entering a power save mode.

(1) HALT mode

For entering the HALT mode proceed as follows:

1. Mask all interrupts which shall not have wake-up capability by $xxIC.xxMK = 0$ and discard all possibly pending interrupts by $xxIC.xxIF = 0$.
2. Unmask all interrupts which shall have wake-up capability by $xxIC.xxMK = 1$.
3. Execute the "halt" instruction.

(2) IDLE1, IDLE2 and STOP mode

For entering these power save mode proceed as follows:

1. In case maskable interrupts shall be used for wake-up unmask these interrupts by $IMRm.xxMK = 0$ (refer to "*IMRm - Interrupt mask registers*" on page 240).
2. Mask all other interrupts, i.e.
 - none wake-up capable interrupts
 - wake-up capable interrupts which shall not be used for wake-up by $IMRm.xxMK = 1$. This prevents the power save mode entry procedure from being interrupted by these interrupts.
3. It is recommended to disable interrupt acknowledgement by the "di" instruction.
4. Specify the desired power save mode in $PSM.PSM[1:0]$.
5. Enable writing to the write-protected register PSC by writing to PRCMD.
6. Write to PSC for specifying permitted wake-up events and activate the power save mode by setting $PSC.STP$ to 1.

Example The following example shows how to initialize and enter a IDLE1, IDLE2 or STOP power save mode.

First the desired power save mode is specified (IDLE2 mode in this example, that means $PSMR.PSM[1:0] = 10_B$).

The PSC register is a write-protected register, and the PRCMD register is the corresponding write-enable register. PRCMD has to be written immediately before writing to PSC.

In this example, maskable interrupts are permitted to leave the power save mode.

```

3.    // xLIC.xxMK = 0                // mask all none wake-up interrupts
4.    // xLIC.xxMK = 1                // unmask all wake-up interrupts
5.    di
6.    mov    0x02,r10
7.    st.b   10,PSMR[r0]             // PSMR.PSM[1:0] = 10B: IDLE2 mode
8.    mov    0x62,r10
9.    st.b   r10,PRCMD[r0]           // enable write to PSC
10.   st.b   r10,PSC[r0]             // wake up by maskable interrupts
                                         // and enter power save mode

11.   nop
12.   nop
13.   nop
14.   nop
15.   nop
16.                                     // after wake-up
17.   // xLIC.xxIF = 0                // discard all unwanted pending interrupts
18.   ei

```

Be aware of the following notes when entering power save mode using the above sequence:

- Note**
1. It is recommended to disable maskable interrupt acknowledgement in general by the “di” instruction (step 3.) to prevent any pending interrupt from being served during the power save mode set-up procedure. This makes it also possible to completely control the process after wake-up, since no pending interrupt will be unintentional acknowledged. Before enabling interrupt acknowledgement by the “ei” instruction (step 16.) after wake-up, all unwanted interrupts can be discarded by setting xLIC.xxIF = 0 (step 15.).
Since the wake-up capability of the unmasked wake-up interrupts is not affected by “di”, such interrupts shall be masked (step 1.) by IMRm.xxMK = 1.
 2. The store instruction to PRCMD will not allow to acknowledge any interrupt until processing of the subsequent instruction is complete. That means, an interrupt will not be acknowledged before the store to PSC. This presupposes that both store instructions are performed consecutively, as shown in the above example.
If another instruction is placed between steps 7 and 8, an interrupt request may be acknowledged in between, and the power save mode may not be entered.
However if the “di” instruction was executed before (step 3.) none interrupt will be acknowledged anyway.
 3. At least 5 “nop” instructions must follow the power down mode setting, that means after the write to PSC. The microcontroller requires this time to enter power down mode.
 4. Any data can be written to the PRCMD register.
In the example the same data is written, minimizing the number of used registers.
 5. No special sequence is required for reading the PSC register.

4.4.6 Controlling the PLL

- Using the PLL** After the $\overline{\text{RESET}}$ signal has been released, the PLL has to be started by PLLCTL.PLLON = 1, after the main oscillator has stabilized (OSTC.MSTS = 1).
Since the default mode is the clock-through mode (PLLCTL.SELPLL = 0), select the PLL mode (PLLCTL.SELPLL = 1).
- To operate the PLL from the stopped status, set PLLCTL.PLLON = 1, and then set PLLCTL.SELPLL = 1 after the LOCKR.LOCK bit = 0 (the lockup time can be counted by setting the lockup time to the PLLS register and monitoring the LOCK flag of the LOCKR register).
 - To stop the PLL, first select the clock-through mode (PLLCTL.SELPLL = 0), wait for 8 clocks or more, and then stop the PLL (set PLLCTL.PLLON = 0).
- When shifting to the IDLE2 or STOP mode while remaining in the PLL operation mode, set the OSTS register as follows:
- STOP mode: Oscillation stabilization time > PLL lockup time
 - IDLE2 mode: Setup time > PLL lockup time
- When shifting to the IDLE1 mode, the PLL does not stop. Stop the PLL if necessary.
- Not using the PLL** The clock-through mode (PLLCTL.SELPLL = 0) is selected after the $\overline{\text{RESET}}$ signal has been released. The PLL is stopped by default.

4.4.7 Watch Dog Timer Clock

After reset release, the Watchdog Timer WDT2 is operating on the 240 KHz internal oscillator ($f_{RL}/8 = 30 \text{ KHz approx.}$).

When the MainOSC has stabilized, the Watchdog Timer can be clocked by the MainOSC ($f_X/128$).

4.4.8 CLKOUT function

The clock output function is used to output the CPU system clock (f_{VBCLK}) from the CLKOUT pin.

The status of the CLKOUT pin is the same as the CPU system clock. The pin can output the clock when it is in the operable status. It outputs a low level in the stopped status.

4.4.9 Operation of Prescaler3

Prescaler3 generates the clock f_{BRG} by dividing the main oscillator output signal f_X .

(1) Description

Prescaler3 consists of a clock divider, a counter, and a comparator.




Figure 4-9 Prescaler3 Block Diagram

(2) Calculation

The relation between the main oscillator clock (f_X), prescaler clock divider selection $PRSM0.BGCS0[1:2]$, $PRSCM0$ compare register value, and output clock f_{BRG} is as follows:

$$f_{BRG} = f_X / (2^m \times N \times 2)$$

where

f_{BRG} = output clock frequency

f_X = input clock frequency

m = $BGCS0[1:0]$ value (0 to 3)

N = $PRSCM0$ register value (1 to FF_H). If $PRSCM0 = 00_H$: $N = 256$

Example If

$$f_X = 4 \text{ MHz}$$

$$m = 0$$

$$N = 3D_H$$

then

$$f_{BRG} = 32,787 \text{ KHz}$$

4.4.10 Operation of the Clock Monitor

The Clock Monitor samples the main clock by using the on-chip 240 KHz internal oscillator. It generates a reset request signal when the oscillation of the main clock has stopped.

(1) Description

The functional block diagram is shown below.




Figure 4-10 Clock Monitor Block Diagram

The Clock Monitor samples the main oscillator signal f_x . The Clock Monitor is clocked by the on-chip 240 KHz internal oscillator (f_{RL}).

The RESCLM reset signal is generated when the MainOSC clock fails.

Table 4-37 Operation status of Clock Monitor (when CLM.CLME Bit = 1, during internal oscillator operation)

CPU system clock f_{VBCLK}	Operation mode	Status of MainOSC	Status of internal oscillator Clock	Status of Clock Monitor
Main clock	HALT mode	Oscillates	Oscillates ^a	Operates ^b
	IDLE1 mode, IDLE2 mode	Oscillates	Oscillates ^a	Operates ^b
	STOP mode	Stops	Oscillates ^a	Stops
Subclock (MCK bit of PCC register = 0)	Sub-IDLE mode	Oscillates	Oscillates ^a	Operates ^b
Subclock (MCK bit of PCC register = 1)	Sub-IDLE mode	Stops	Oscillates ^a	Stops
During reset	—	Stops	Stops	Stops

a) Internal oscillator can be stopped by setting the RSTOP bit of the RCM register to 1 only when 'internal oscillator can be stopped' is specified by an option function.

b) The Clock Monitor is stopped when the internal oscillator is stopped.

(2) Start and stop

The Clock Monitor operation must be enabled by setting bit CLM.CLME to 1. Once this bit has been set, it cannot be cleared to 0 by any means other than reset.

The Clock Monitor is automatically started as soon as the main oscillator is stable, indicated by OSTC.MSTS = 1.

The Clock Monitor automatically stops under the following conditions:

- While oscillation stabilization time is being counted after STOP mode is released
- When the main clock is stopped (PCC.MCK bit = 1 during subclock operation, or PCC.CLS bit = 0 during main clock operation)
- When the sampling clock is stopped (240 KHz internal oscillator)
- When the CPU operates with 8 MHz internal oscillator
- When the CPU operates with 240 KHz internal oscillator

(3) Operation when main clock oscillation is stopped (CLME bit = 1)

If oscillation of the main clock is stopped when the CLME bit = 1, an internal reset signal is generated as shown in the following figure.




Figure 4-11 When oscillation of main clock is stopped

(4) Operation in STOP mode or after STOP mode is released

If the STOP mode is set with the CLME bit = 1, the monitor operation is stopped in the STOP mode and while the oscillation stabilization time is being counted. After the oscillation stabilization time, the monitor operation is automatically started.




Figure 4-12 Operation in STOP mode or after STOP mode is released

(5) Operation when main clock is stopped

During subclock operation (CLS bit of the PCC register = 1) or when the main clock is stopped by setting the MCK bit of the PCC register to 1, the monitor operation is stopped until the main clock operation is started (CLS bit of PCC register = 0). The monitor operation is automatically started when the main clock operation is started.




Figure 4-13 Operation When Main Clock Is Stopped (Arbitrary)

(6) Operation during and after power save modes

Main oscillator stopped	If the main oscillator is stopped, the Clock Monitor changes to stand-by. When the main oscillator is restarted after power save mode release, the Clock Monitor restarts automatically.
Internal oscillator stopped	When the 240 KHz internal oscillator is stopped, the Clock Monitor's operation is suspended. Operation is automatically resumed as soon as the internal oscillator is restarted.

Chapter 5 Interrupt Controller (INTC)

This controller is provided with a dedicated Interrupt Controller (INTC) for interrupt servicing and can process a large amount of maskable and two non-maskable interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution. Generally, an exception takes precedence over an interrupt.

This controller can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

Eight levels of software-programmable priorities can be specified for each interrupt request. Starting of interrupt servicing takes no fewer than 5 system clocks after the generation of an interrupt request.

5.1 Features

- Interrupts

- Non-maskable interrupts: 2 sources
- Maskable interrupts:

Maskable interrupts	V850ES/FE3-L V850ES/FF3-L	V850ES/FG3-L
Internal	39	42
External	8	11

- 8 levels of programmable priorities (maskable interrupts)
 - Multiple interrupt control according to priority
 - Masks can be specified for each maskable interrupt request
 - Noise elimination, edge detection and valid edge specification, level detection for external interrupt request signals
 - Wake-up capable
(analogue noise elimination for external interrupt request signals)
- Exceptions
 - Software exceptions: 2 channels with each 16 sources
 - Exception traps: 2 sources (illegal opcode exception and debug trap)

Note 1. Default priority: The priority order when two or more maskable

Type	Interrupt/Exception Source				Default Priority	Exception Code	Handler Address	Restored PC
	Name	Control Register	Generating Source	Generating Unit				
Reset	RESET	–	Reset input by internal source	RESET	–	0000H	00000000H	undef.
Non-maskable	NMI	–	NMI pin valid edge input	Pin	–	0010H	00000010H	nextPC
	INTWDT2	–	WDT2 overflow	WDT2	–	0020H	00000020H	nextPC
Software exception	TRAP0n (n = 0 to F _H)	–	TRAP instruction	–	–	004nH	00000040H	nextPC
	TRAP1n (n = 0 to F _H)	–	TRAP instruction	–	–	005nH	00000050H	nextPC
Exception trap	ILGOP/ DBG0	–	Illegal opcode/DBTRAP instruction	–	–	0060H	00000060H	nextPC
Maskable	INTLVIL	LVILIC	Low voltage detection (voltage falling below reference level)	POCLVI	0	0080H	00000080H	nextPC
	INTLVIH	LVIHIC	Low voltage detection (voltage rising above reference level)	POCLVI	1	0090H	00000090H	nextPC
	INTP0	PIC0	External interrupt 0	Pin	2	00A0H	000000A0H	nextPC
	INTP1	PIC1	External interrupt 1	Pin	3	00B0H	000000B0H	nextPC
	INTP2	PIC2	External interrupt 2	Pin	4	00C0H	000000C0H	nextPC
	INTP3	PIC3	External interrupt 3	Pin	5	00D0H	000000D0H	nextPC
	INTP4	PIC4	External interrupt 4	Pin	6	00E0H	000000E0H	nextPC
	INTP5	PIC5	External interrupt 5	Pin	7	00F0H	000000F0H	nextPC
	INTP6	PIC6	External interrupt 6	Pin	8	0100H	00000100H	nextPC
	INTP7	PIC7	External interrupt 7	Pin	9	0110H	00000110H	nextPC
	INTTAA0OV	TAA0OVIC	TAA0 overflow	TAA0	15	0170H	00000170H	nextPC
	INTTAA0CC0	TAA0CCIC0	TAA0 capture 0 / compare 0 match	TAA0	16	0180H	00000180H	nextPC
	INTTAA0CC1	TAA0CCIC1	TAA0 capture 1 / compare 1 match	TAA0	17	0190H	00000190H	nextPC
	INTTAA1OV	TAA1OVIC	TAA1 overflow	TAA1	18	01A0H	000001A0H	nextPC
	INTTAA1CC0	TAA1CCIC0	TAA1 capture 0 / compare 0 match	TAA1	19	01B0H	000001B0H	nextPC
	INTTAA1CC1	TAA1CCIC1	TAA1 capture 1 / compare 1 match	TAA1	20	01C0H	000001C0H	nextPC
	INTTAA2OV	TAA2OVIC	TAA2 overflow	TAA2	21	01D0H	000001D0H	nextPC
	INTTAA2CC0	TAA2CCIC0	TAA2 capture 0 / compare 0 match	TAA2	22	01E0H	000001E0H	nextPC
	INTTAA2CC1	TAA2CCIC1	TAA2 capture 1 / compare 1 match	TAA2	23	01F0H	000001F0H	nextPC
	INTTAA3OV	TAA3OVIC	TAA3 overflow	TAA3	24	0200H	00000200H	nextPC
	INTTAA3CC0	TAA3CCIC0	TAA3 capture 0 / compare 0 match	TAA3	25	0210H	00000210H	nextPC
	INTTAA3CC1	TAA3CCIC1	TAA3 capture 1 / compare 1 match	TAA3	26	0220H	00000220H	nextPC
	INTTAA4OV	TAA4OVIC	TAA4 overflow	TAA4	27	0230H	00000230H	nextPC
	INTTAA4CC0	TAA4CCIC0	TAA4 capture 0 / compare 0 match	TAA4	28	0240H	00000240H	nextPC
	INTTAA4CC1	TAA4CCIC1	TAA4 capture 1 / compare 1 match	TAA4	29	0250H	00000250H	nextPC
	INTTMM0EQ0	TMM0EQIC0	TMM0 compare match	TMM0	30	0260H	00000260H	nextPC
	INTCB0R	CB0RIC	CSIB0 reception completion / reception error	CSIB0	31	0270H	00000270H	nextPC
	INTCB0T	CB0TIC	CSIB0 consecutive transmission write enable	CSIB0	32	0280H	00000280H	nextPC

Type	Interrupt/Exception Source				Default Priority	Exception Code	Handler Address	Restored PC
	Name	Control Register	Generating Source	Generating Unit				
Maskable	INTCB1R	CB1RIC	CSIB1 reception completion / reception error	CSIB1	33	0290H	00000290H	nextPC
	INTCB1T	CB1TIC	CSIB1 consecutive transmission write enable	CSIB1	34	02A0H	000002A0H	nextPC
	INTUD0S	UD0SIC	UARTD0 status interrupt	UARTD0	35	02B0H	000002B0H	nextPC
	INTUD0R	UD0RIC	UARTD0 reception completion	UARTD0	36	02C0H	000002C0H	nextPC
	INTUD0T	UD0TIC	UARTD0 consecutive transmission enable	UARTD0	37	02D0H	000002D0H	nextPC
	INTUD1S	UD1SIC	UARTD1 status interrupt	UARTD1	38	02E0H	000002E0H	nextPC
	INTUD1R	UD1RIC	UARTD1 reception completion	UARTD1	39	02F0H	000002F0H	nextPC
	INTUD1T	UD1TIC	UARTD1 consecutive transmission enable	UARTD1	40	0300H	00000300H	nextPC
	INTIIC0	IIC0IC	IIC0 transfer completion	IIC0	41	0310H	00000310H	nextPC
	INTAD	ADIC	A/D conversion completion	AD	42	0320H	00000320H	nextPC
	INTC0ERR	C0ERRIC	CAN0 error	CAN0	43	0330H	00000330H	nextPC
	INTC0WUP	C0WUPIC	CAN0 wake-up	CAN0	44	0340H	00000340H	nextPC
	INTC0REC	C0RECIC	CAN0 reception	CAN0	45	0350H	00000350H	nextPC
	INTC0TRX	C0TRXIC	CAN0 transmission	CAN0	46	0360H	00000360H	nextPC
	INTKR	KRIC	Key return interrupt	KR	51	03B0H	000003B0H	nextPC
	INTWTI	WTIIC	Watch Timer interval	WT	52	03C0H	000003C0H	nextPC
	INTWT	WTIC	Watch Timer reference time	WT	53	03D0H	000003D0H	nextPC
	Reserved	–	–	–	54	03E0H	000003E0H	nextPC
	INTFL	FLIC	Flash programming completion	FLASH	55	03F0H	000003F0H	nextPC
	INTP8 ^a	PIC8	External interrupt 8	Pin	56	0400H	00000400H	nextPC
	INTP9 ^a	PIC9	External interrupt 9	Pin	57	0410H	00000410H	nextPC
	INTP10 ^a	PIC10	External interrupt 10	Pin	58	0420H	00000420H	nextPC
	INTUD2S ^a	UD2SIC	UARTD2 status interrupt	UARTD2	64	0480H	00000480H	nextPC
	INTUD2R ^a	UD2RIC	UARTD2 reception completion	UARTD2	65	0490H	00000490H	nextPC
	INTUD2T ^a	UD2TIC	UARTD2 consecutive transmission enable	UARTD2	66	04A0H	000004A0H	nextPC

a) not available for V850ES/FE3-L, V850ES/FF3-L

interrupt requests are generated at the same time.
The highest priority is 0.

2. Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during division (DIV, DIVH, DIVU, DIVHU) instruction execution is the value of the PC of the current instruction (DIV, DIVH, DIVU, DIVHU).
3. nextPC: The PC value that starts the processing following interrupt/exception processing.
4. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).

5.2 Non-Maskable Interrupts

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status.

Non-maskable interrupts of this microcontroller are available for the following requests:

- NMI: NMI pin input
- INTWDT2: Non-maskable Watchdog Timer interrupt request

When the valid edge, specified by the INTR0.INTR02 and INTF0.INTF02, is detected at the NMI pin, the NMI interrupt occurs.

The Watchdog Timer interrupt request is only effective as non-maskable interrupt if WDTM2.WDM2[1:0] = 01_B is chosen in the Watchdog Timer mode register.

If multiple non-maskable interrupts are generated at the same time, the highest priority servicing is executed according to the following priority order (the lower priority interrupt is ignored):

INTWDT2 > NMI

Note that if a NMI from port pin or INTWDT2 request is generated while NMI from port pin is being serviced, the service is executed as follows.

(1) If a NMI is generated while NMI is being serviced

The new NMI request is held pending regardless of the value of the PSW.NP bit. The pending NMIVC request is acknowledged after servicing of the current NMI request has finished (after execution of the RETI instruction).

(2) If a INTWDT2 request is generated while NMI is being serviced

If the PSW.NP bit remains set (1) while NMI is being serviced, the new INTWDT2 request is held pending. The pending INTWDT2 request is acknowledge after servicing of the current NMI request has finished (after execution of the RETI instruction).

If the PSW.NP bit is cleared (0) while NMI is being serviced, the newly generated INTWDT2 request is executed (NMI servicing is halted).

-
- Caution**
1. Although the values of the PC and PSW are saved to an NMI status save register (FEPC, FEPSW) when a non-maskable interrupt request is generated, only the NMI can be restored by the RETI instruction at this time. Because INTWDT2 cannot be restored by the RETI instruction, the system must be reset after servicing this interrupt.
 2. If PSW.NP is cleared to 0 by the LDSR instruction during non-maskable interrupt servicing, a NMI interrupt afterwards cannot be acknowledged correctly.
-




Figure 5-1 Example of non-maskable interrupt request acknowledgement operation: multiple NMI requests generated at the same time




Figure 5-2 Example of non-maskable interrupt request acknowledgement operation: NMI request generated during NMI servicing

5.2.1 Operation

If a non-maskable interrupt is generated, the CPU performs the following processing, and transfers control to the handler routine:

1. Saves the restored PC to FEPC.
2. Saves the current PSW to FEPSW.
3. Writes exception code 0010H to the higher halfword (FECC) of ECR.
4. Sets the NP and ID bits of the PSW and clears the EP bit.
5. Sets the handler address corresponding to the non-maskable interrupt to the PC, and transfers control.

The processing configuration of a non-maskable interrupt is shown in Figure 5-3.




Figure 5-3 Processing configuration of non-maskable interrupt

5.2.2 Restore

(1) NMI

Execution is restored from the non-maskable interrupt (NMI) processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

1. Restores the values of the PC and the PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
2. Transfers control back to the address of the restored PC and PSW.

Figure 5-4 illustrates how the RETI instruction is processed.




Figure 5-4 RETI instruction processing

Caution When the PSW.EP bit and PSW.NP bit are changed by the LDSR instruction during non-maskable interrupt processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 1 using the LDSR instruction immediately before the RETI instruction.

Note The solid line indicates the CPU processing flow.


(2) INTWDT2

Restoring by RETI instruction is not possible. Perform a system reset after interrupt servicing.

5.2.3 Non-maskable interrupt status flag (NP)

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) processing is under execution.

This flag is set when an NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.



Bit position	Bit name	Function
7	NP	Indicates whether NMI interrupt processing is in progress. 0: No NMI interrupt processing 1: NMI interrupt currently being processed

5.2.4 NMI control

The NMI can be configured to generate a non-maskable interrupt upon a rising, falling or both edges at the NMI pin. To enable respectively disable the NMI and to configure the edge refer to “*External Interrupts Edge Detection Configuration*” on page 244.

5.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. This microcontroller has up to 52 maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt processing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

However, if multiple interrupts are executed, the following processing is necessary.

1. Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
2. Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in (1).

5.3.1 Operation

If a maskable interrupt occurs, the CPU performs the following processing, and transfers control to a handler routine:

1. Saves the restored PC to EIPC.
2. Saves the current PSW to EIPSW.
3. Writes an exception code to the lower halfword of ECR (EICC).
4. Sets the ID bit of the PSW and clears the EP bit.
5. Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The processing configuration of a maskable interrupt is shown in *Figure 5-5*.




Figure 5-5 Maskable interrupt processing

Note For the ISPR register, see “ISPR - In-service priority register” on page 242.

An INT input masked by the Interrupt Controllers and an INT input that occurs while another interrupt is being processed (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the Interrupt Controller. In such case, if the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 as set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt processing.

5.3.2 Restore

Recovery from maskable interrupt processing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

1. Restores the values of the PC and the PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
2. Transfers control to the address of the restored PC and PSW.

Figure 5-6 illustrates the processing of the RETI instruction.




Figure 5-6 RETI instruction processing

- Note**
1. For the ISPR register, see “ISPR - In-service priority register” on page 242.
 2. The solid lines show the CPU processing flow.

Caution When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during maskable interrupt processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 0 using the LDSR instruction immediately before the RETI instruction.

5.3.3 Priorities of maskable interrupts

This microcontroller provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to the interrupt/exception source list table. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.




Figure 5-7 Example of processing in which another interrupt request is issued while an interrupt is being processed (1/2)

Caution The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

- Note**
1. <a> to <u> in the figure are the temporary names of interrupt requests shown for the sake of explanation.
 2. The default priority in the figure indicates the relative priority between two interrupt requests.




Figure 5-8 Example of processing in which another interrupt request is issued while an interrupt is being processed (2/2)

Caution The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

- Note**
1. Lower default priority
 2. Higher default priority




Figure 5-9 Example of processing interrupt requests simultaneously generated

Caution The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

- Note** <a> to <c> in the figure are the temporary names of interrupt requests shown for the sake of explanation.

5.3.4 xxICn - Maskable interrupt control registers

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.

Access This register can be read/written in 1-bit or 8-bit units.

Address FFFF F110_H to FFFF F194_H

Initial Value 47_H. The register is initialized by any reset

	7	6	5	4	3	2	1	0
xxICn	xxIFn	xxMKn	0	0	0	xxPR2	xxPR1	xxPR0

Bit position	Bit name	Function																																				
7	xxIFn	This is an interrupt request flag. 0: Interrupt request not issued 1: Interrupt request issued The flag xxIFn is reset automatically by the hardware if an interrupt request is acknowledged.																																				
6	xxMKn	This is an interrupt mask flag. 0: Enables interrupt processing 1: Disables interrupt processing (pending)																																				
2 to 0	xxPR2 to xxPR0	8 levels of priority order are specified for each interrupt.																																				
		<table><tr><th>xxPR2</th><th>xxPR1</th><th>xxPR0</th><th>Interrupt priority specification bit</th></tr><tr><td>0</td><td>0</td><td>0</td><td>Specifies level 0 (highest)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Specifies level 1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Specifies level 2</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Specifies level 3</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Specifies level 4</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Specifies level 5</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Specifies level 6</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Specifies level 7 (lowest)</td></tr></table>	xxPR2	xxPR1	xxPR0	Interrupt priority specification bit	0	0	0	Specifies level 0 (highest)	0	0	1	Specifies level 1	0	1	0	Specifies level 2	0	1	1	Specifies level 3	1	0	0	Specifies level 4	1	0	1	Specifies level 5	1	1	0	Specifies level 6	1	1	1	Specifies level 7 (lowest)
		xxPR2	xxPR1	xxPR0	Interrupt priority specification bit																																	
		0	0	0	Specifies level 0 (highest)																																	
		0	0	1	Specifies level 1																																	
		0	1	0	Specifies level 2																																	
		0	1	1	Specifies level 3																																	
		1	0	0	Specifies level 4																																	
		1	0	1	Specifies level 5																																	
1	1	0	Specifies level 6																																			
1	1	1	Specifies level 7 (lowest)																																			

Note xx: identification name of each peripheral unit (LVIL, LVIH, P, TAA0OV-TAA4OV, TAA0CC-TAA4CC, TM0EQ, CB0R-CB1R, CB0T-CB1T, UD0S-UD2S, UD0R-UD2R, UD0T-UD2T, IIC0, AD, C0ERR, C0WUP, C0REC, C0TRX, KR, WTI, WT, FL)

The address and the availability of each interrupt control register for each device is shown in the following table.

Note The symbols used in the table mean:
√ : register available for the device
—: register not available for the device

Address	Register	V850ES/FE3-L/ V850ES/FF3-L	V850ES/FG3-L
FFFFF110H	LVILIC	√	√
FFFFF112H	LVIHIC	√	√
FFFFF114H	PIC0	√	√
FFFFF116H	PIC1	√	√
FFFFF118H	PIC2	√	√
FFFFF11AH	PIC3	√	√
FFFFF11CH	PIC4	√	√
FFFFF11EH	PIC5	√	√
FFFFF120H	PIC6	√	√
FFFFF122H	PIC7	√	√
FFFFF12EH	TAA0OVIC	√	√
FFFFF130H	TAA0CCIC0	√	√
FFFFF132H	TAA0CCIC1	√	√
FFFFF134H	TAA1OVIC	√	√
FFFFF136H	TAA1CCIC0	√	√
FFFFF138H	TAA1CCIC1	√	√
FFFFF13AH	TAA2OVIC	√	√
FFFFF13CH	TAA2CCIC0	√	√
FFFFF13EH	TAA2CCIC1	√	√
FFFFF140H	TAA3OVIC	√	√
FFFFF142H	TAA3CCIC0	√	√
FFFFF144H	TAA3CCIC1	√	√
FFFFF146H	TAA4OVIC	√	√
FFFFF148H	TAA4CCIC0	√	√
FFFFF14AH	TAA4CCIC1	√	√
FFFFF14CH	TM0EQIC0	√	√
FFFFF14EH	CB0RIC	√	√
FFFFF150H	CB0TIC	√	√
FFFFF152H	CB1RIC	√	√
FFFFF154H	CB1TIC	√	√
FFFFF156H	UD0SIC	√	√
FFFFF158H	UD0RIC	√	√
FFFFF15AH	UD0TIC	√	√
FFFFF15CH	UD1SIC	√	√
FFFFF15EH	UD1RIC	√	√
FFFFF160H	UD1TIC	√	√
FFFFF162H	IIC0IC	√	√
FFFFF164H	ADIC	√	√
FFFFF166H	C0ERRIC	√	√
FFFFF168H	C0WUPIC	√	√
FFFFF16AH	C0RECIC	√	√
FFFFF16CH	C0TRXIC	√	√

Address	Register	V850ES/FE3-L/ V850ES/FF3-L	V850ES/FG3-L
FFFFFF176H	KRIC	√	√
FFFFFF178H	WTIIC	√	√
FFFFFF17AH	WTIC	√	√
FFFFFF17EH	FLIC	–	–
FFFFFF180H	PIC8	–	√
FFFFFF182H	PIC9	–	√
FFFFFF184H	PIC10	–	√
FFFFFF190H	UD2SIC	–	√
FFFFFF192H	UD2RIC	–	√
FFFFFF194H	UD2TIC	–	√

5.3.5 IMRm - Interrupt mask registers

These registers set the interrupt mask state for the maskable interrupts.

The xxMKn bit of the IMRm registers is equivalent to the xxMKn bit of the xxICn register.

- 16 bit IMRm registers are accessible through
 - 16 bit IMRm via the given <Address> and can be read/written in 16-bit units
 - 8 bit IMRmL = IMRm[7:0] registers via the given <Address> and can be read/written in 8- and 1-bit units
 - 8 bit IMRmH = IMRm[15:8] registers via <Address> + 1 and can be read/written in 8- and 1-bit units
- 8 bit IMRm registers are accessible through
 - 8 bit IMRm or IMRmL registers via the given <Address> and can be read/written in 8- and 1-bit units

- Caution**
1. Mask bits without function, indicated with “1”, must not be altered. Make sure to set them “1” when writing to the register.
 2. The device file defines the xxMKn bit of the xxICn register as a reserved word. If a bit is manipulated using the name of xxMKn, the contents of the xxICn register, instead of the IMRm register, are rewritten (as a result, the contents of the IMRm register are also rewritten).

Bit position	Bit name	Function
15 to 0	xxMKn	Interrupt mask flag. 0: Interrupt servicing enabled 1: Interrupt servicing disabled (pending)

xx: identification name of each peripheral unit (see the note in “xxICn - Maskable interrupt control registers” on page 237)

(1) IMR0 - Interrupt mask register 0

	15	14	13	12	11	10	9	8	Address	Initial value
IMR0	TAA0OVMK	1	1	1	1	1	PMK7	PMK6	FFFFF100H	FFFFH
	7	6	5	4	3	2	1	0		
	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIHMK	LVILMK		

(2) IMR1 - Interrupt mask register 1

	15	14	13	12	11	10	9	8	Address	Initial value
IMR1	CB0RMK	TM0EQMK0	TAA4CCMK1	TAA4CCMK0	TAA4OVMK	TAA3CCMK1	TAA3CCMK0	TAA3OVMK	FFFFF102H	FFFFH
	7	6	5	4	3	2	1	0		
	TAA2CCMK1	TAA2CCMK0	TAA2OVMK	TAA1CCMK1	TAA1CCMK0	TAA1OVMK	TAA0CCMK1	TAA0CCMK0		

(3) IMR2 - Interrupt mask register 2

	15	14	13	12	11	10	9	8	Address	Initial value
IMR2	0	C0TRXMK	C0RECMK	C0WUPMK	C0ERRMK	ADMK	IIC0MK	UD1TMK	FFFFF104H	FFFFH
	7	6	5	4	3	2	1	0		
	UD1RMK	UD1SMK	UD0TMK	UD0RMK	UD0SMK	CB1TMK	CB1RMK	CB0TMK		

(4) IMR3 - Interrupt mask register 3

- V850ES/FE3-L
- V850ES/FF3-L

	15	14	13	12	11	10	9	8	Address	Initial value
IMR3	1	1	1	1	1	1	1	1	FFFFF106H	FFFFH
	7	6	5	4	3	2	1	0		
	FLMK	1	WTMK	WTIMK	KRMK	1	1	1		

- V850ES/FG3-L

	15	14	13	12	11	10	9	8	Address	Initial value
IMR3	1	1	1	1	1	PMK10	PMK9	PMK8	FFFFF106H	FFFFH
	7	6	5	4	3	2	1	0		
	FLMK	1	WTMK	WTIMK	KRMK	1	1	1		

(5) MR4 - Interrupt mask register 4

- V850ES/FG3-L

	15	14	13	12	11	10	9	8	Address	Initial value
IMR4	1	1	1	1	1	1	1	1	FFFFF108H	FFFFH
	7	6	5	4	3	2	1	0		
	1	1	1	1	1	UD2TMK	UD2RMK	UD2SMK		

5.3.6 ISPR - In-service priority register

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
ISPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0	FFFFF1FAH	00H


Bit position	Bit name	Function
7 to 0	ISPR7 to ISPR0	Indicates priority of interrupt currently acknowledged 0: Interrupt request with priority n not acknowledged 1: Interrupt request with priority n acknowledged

Note n = 0 to 7 (priority level)

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) state, the value of the ISPR register after the bits of the register have been set by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI).

5.3.7 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW and this controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt requests.



Bit position	Bit name	Function
5	ID	<p>Indicates whether maskable interrupt processing is enabled or disabled.</p> <p>0: Maskable interrupt request acknowledgement enabled</p> <p>1: Maskable interrupt request acknowledgement disabled (pending)</p> <p>This bit is set to 1 by the DI instruction and reset to 0 by the EI instruction. Its value is also modified by the RETI instruction or LDSR instruction when referencing to PSW.</p> <p>Non-maskable interrupt requests and exceptions are acknowledged regardless of this flag. when a maskable interrupt is acknowledged, the ID flag is automatically set to 1 by hardware.</p> <p>The interrupt request generated during the acknowledgement disabled period (ID = 1) is acknowledged when the PIFn bit of PICn register is set to 1, and the ID flag is reset to 0.</p>

5.3.8 External maskable interrupts

This microcontroller provides maskable external interrupts INTPn with the following features:

- Analog input filter (refer to “Analog filtered inputs” on page 126)
- Digital input filter for INTP3 (refer to “Digitally filtered inputs” on page 127)
- Interrupt detection selectable for each interrupt input:
 - Rising edge
 - Falling edge
 - Both edges: rising and falling edge

For configuration of the external interrupt events refer to “External Interrupts Edge Detection Configuration” on page 244.

5.4 External Interrupts Edge Detection Configuration

The microcontroller provides the maskable external interrupts INTP_n and one non-maskable interrupt (NMI).

INTP_n and NMI can be configured to generate interrupts upon rising, falling or both edges. Two register sets are provided to specify edges and levels for each external interrupt.

INTR_m The INTR_m registers specify the rising edge for edge detection of corresponding external interrupt signals.

This register can be read/written in 8-bit and 1-bit units.
16-bit registers can also be read/written in 16-bit units.

Bit position	Bit name	Function
15 to 0	INTR _m [15:0]	Specifies the edge detection for external interrupt signals 0: no detection at rising edge 1: detection at rising edge

INTF_m The INTF_m registers specify the falling edge for edge detection of corresponding external interrupt signals.

This register can be read/written in 8-bit and 1-bit units.
16-bit registers can also be read/written in 16-bit units.

Bit position	Bit name	Function
15 to 0	INTF _m [15:0]	Specifies the edge detection for external interrupt signals 0: no detection at falling edge 1: detection at falling edge

Caution When the function of the dedicated pin is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, first clear INTR_m.INTR_{mk} / INTF_m.INTF_{mk} (k = 0 to 15) to 0, and then set the port mode.

(1) INTR0/INTF0 - External interrupt edge specification register 0

	7	6	5	4	3	2	1	0	Address	Initial value
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0	FFFF FC20H	00H
		INTP3	INTP2	INTP1	INTP0	NMI				

	7	6	5	4	3	2	1	0	Address	Initial value
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0	FFFF FC00H	00H
		INTP3	INTP2	INTP1	INTP0	NMI				

(2) INTR1/INTF1 - External interrupt edge specification register 1

- V850ES/FG3-L

	7	6	5	4	3	2	1	0	Address	Initial value
INTR1	0	0	0	0	0	0	INTR11	INTR10	FFFF FC22H	00H
							INTP10	INTP9		

	7	6	5	4	3	2	1	0	Address	Initial value
INTF1	0	0	0	0	0	0	INTF11	INTF10	FFFF FC02H	00H
							INTP10	INTP9		

(3) INTR3/INTF3 - External interrupt edge specification register 3

- V850ES/FE3-L
- V850ES/FF3-L

	7	6	5	4	3	2	1	0	Address	Initial value
INTR3L	0	0	0	0	0	0	INTR31	0	FFFF FC26H	0000H
							INTP7			

	7	6	5	4	3	2	1	0	Address	Initial value
INTF3L	0	0	0	0	0	0	INTF31	0	FFFF FC06H	0000H
							INTP7			

- V850ES/FG3-L

	15	14	13	12	11	10	9	8	Address	Initial value
INTR3 ^a	0	0	0	0	0	0	INTR39	0	FFFF FC26H	0000H
							INTP8			

	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	INTR31	0
							INTP7	

- a) Both bytes of this 16-bit register can also be accessed byte-wise with
- INTR3L = INTR3[7:0] under the address FFFF FC26H
 - INTR3H = INTR3[15:8] under the address FFFF FC27H

	15	14	13	12	11	10	9	8	Address	Initial value
INTF3 ^a	0	0	0	0	0	0	INTF39	0	FFFF FC06H	0000H
							INTP8			

	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	INTF31	0
							INTP7	

- a) Both bytes of this 16-bit register can also be accessed byte-wise with
- INTF3L = INTF3[7:0] under the address FFFF FC06H
 - INTF3H = INTF3[15:8] under the address FFFF FC07H

5.5 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

5.5.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine:

1. Saves the restored PC to EIPC.
2. Saves the current PSW to EIPSW.
3. Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
4. Sets the EP and ID bits of the PSW.
5. Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 5-10 illustrates the processing of a software exception.




Figure 5-10 Software exception processing

Note TRAP Instruction Format: TRAP vector (the vector is a value from 0 to 1FH.)

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 0 to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

5.5.2 Restore

Recovery from software exception processing is carried out by the RETI instruction.

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

1. Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
2. Transfers control to the address of the restored PC and PSW.

Figure 5-11 illustrates the processing of the RETI instruction.





Figure 5-11 RETI instruction processing

Caution When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during the software exception processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 1 using the LDSR instruction immediately before the RETI instruction.

Note The solid lines show the CPU processing flow.

5.5.3 Exception status flag (EP)

The EP flag is bit 6 of PSW, and is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.




Bit position	Bit name	Function
6	EP	Shows that exception processing is in progress. 0: Exception processing not in progress. 1: Exception processing in progress.

5.6 Exception Trap

An exception trap is an interrupt that is requested when an illegal execution of an instruction takes place. For this microcontroller, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

5.6.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 23 to 26) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.



Note x: Arbitrary

(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine:

1. Saves the restored PC to DBPC.
2. Saves the current PSW to DBPSW.
3. Sets the NP, EP, and ID bits of the PSW.
4. Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 5-12 illustrates the processing of the exception trap.




Figure 5-12 Exception trap processing

(2) Restore

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

1. Loads the restored PC and PSW from DBPC and DBPSW.
2. Transfers control to the address indicated by the restored PC and PSW.

Figure 5-13 illustrates the restore processing from an exception trap.




Figure 5-13 Restore processing from exception trap

Note The DBPC and DBPSW registers can be accessed only when the DBTRAP instruction is executed.

5.6.2 Debug trap

The debug trap is an exception that can be acknowledged every time and is generated by execution of the DBTRAP instruction.

When the debug trap is generated, the CPU performs the following processing.

(1) Operation

When the debug trap is generated, the CPU performs the following processing, transfers control to the debug monitor routine, and shifts to debug mode.

1. Saves the restored PC to DBPC.
2. Saves the current PSW to DBPSW.
3. Sets the NP, EP and ID bits of the PSW.
4. Sets the handler address (00000060H) corresponding to the debug trap to the PC and transfers control.

Figure 5-14 illustrates the processing of the debug trap.




Figure 5-14 Debug trap processing

(2) Restore

Recovery from a debug trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

1. Loads the restored PC and PSW from DBPC and DBPSW.
2. Transfers control to the address indicated by the restored PC and PSW.

Figure 5-15 illustrates the restore processing from a debug trap.




Figure 5-15 Restore processing from debug trap

5.7 Multiple Interrupt Processing Control

Multiple interrupt processing control is a process by which an interrupt request that is currently being processed can be interrupted during processing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is received and processed first.

If there is an interrupt request with a lower priority level than the interrupt request currently being processed, that interrupt request is held pending.

Maskable interrupt multiple processing control is executed when an interrupt has an enable status (ID = 0). Thus, if multiple interrupts are executed, it is necessary to have an interrupt enable status (ID = 0) even for an interrupt processing routine.

If a maskable interrupt enable or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.

This is accomplished by the following procedure.

(1) Acknowledgment of maskable interrupts in service program

Service program of maskable interrupt or exception

```

...
...
•EIPC saved to memory or register
•EIPSW saved to memory or register
•EI instruction (interrupt acknowledgment enabled)
...
...
...
•DI instruction (interrupt acknowledgment disabled)
•Saved value restored to EIPSW
•Saved value restored to EIPC
•RETI instruction

```

" Maskable interrupt acknowledgment

(2) Generation of exception in service program

Service program of maskable interrupt or exception

```

...
...
•EIPC saved to memory or register
•EIPSW saved to memory or register
...
•TRAP instruction
...
•Saved value restored to EIPSW
•Saved value restored to EIPC
•RETI instruction

```

" Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt processing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), but it can be set as desired via software. Setting of the priority order level is done using the PPRn0 to PPRn2 bits of the interrupt control request register (PICn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the PMKn bit and the priority order is set to level 7 by the PPRn0 to PPRn2 bits.

The priority order of maskable interrupts is as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 >
Level 5 > Level 6 > Level 7 (Low)

Interrupt processing that has been suspended as a result of multiple processing control is resumed after the processing of the higher priority interrupt has been completed and the RETI instruction has been executed.

A pending interrupt request is acknowledged after the current interrupt processing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt processing routine (time until the RETI instruction is executed), maskable interrupts are suspended and not acknowledged.

5.8 Interrupt Response Time

The following table describes the interrupt response time (from interrupt generation to start of interrupt processing).

Except in the following cases, the interrupt response time is a minimum of 5 clocks.

- During software or hardware STOP mode
- When there are two or more successive interrupt request non-sampling instructions (see “Periods in which interrupts are not acknowledged” on page 255).
- When the interrupt control register is accessed




Figure 5-16 Pipeline operation at interrupt request acknowledgment (outline)

Note INT1 to INT4: Interrupt acknowledgement processing
 IFx: Invalid instruction fetch
 IDx: Invalid instruction decode

Note If the same interrupt occurs during the interrupt acknowledge time of 5 cycles, this new interrupt will be discarded. The next interrupt of the same source will only be registered after these 5 cycles.

Interrupt response time (internal system clocks)			Condition
	Internal interrupt	External interrupt	
Minimum	4	4 + analog delay time	The following cases are exceptions: <ul style="list-style-type: none"> • In IDLE/software STOP mode • External bit access • Two or more interrupt request non-sample instructions are executed • Access to interrupt control register
Maximum	6 (in case of latency = 2) 7 (in case of latency = 3)	6 + analog delay time (in case of latency = 2) 7 + analog delay time (in case of latency = 3)	

5.9 Periods in which interrupts are not acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt non-sample instruction and the next instruction.

The interrupt request non-sampling instructions are as follows:

- EI instruction
 - DI instruction
 - LDSR reg2, 0x5 instruction (for PSW)
 - The store instruction for the interrupt control register (PICn), in-service priority register (ISPR), and command register (PRCMD).• The store instruction for the following registers and SET1, NOT1, CLR1 instruction.
 - Interrupt registers:
Interrupt control register (xxICn), interrupt mask registers 0 to 7 (IMR0 to IMR7)
 - In-service priority register (ISPR)
 - Command register (PRCMD)
 - Power save control register (PSC)
 - On-chip debug mode register (OCDM)
- Peripheral emulation register 1 (PEMU1)

Chapter 6 Key Interrupt Function

6.1 Function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the key return mode register (KRM).

Table 6-1 Assignment of Key Return Detection Pins

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units




Figure 6-1 Key Return Block Diagram

6.2 Control Register

(1) KRM - Key return mode register

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals.

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F300_H.

Initial Value 00_H. This register is cleared by any reset.

7	6	5	4	3	2	1	0
KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 6-2 LOCKR register contents

Bit name	Function
KRMn	Control of key return mode: 0: Does not detect key return signal. 1: Detects key return signal.

Caution If the KRM register is changed, the interrupt request signal INTKR may be generated. To prevent this, change the KRM register after disabling interrupts (DI), and then enable interrupts (EI) after clearing the interrupt request flag (KRIC.KRIF = 0).

Note For the alternate-function pin settings, see “Pin Functions” on page 31.

6.3 Cautions

1. If a low level is input to any of the KR0 to KR7 pins, the INTKR signal is not generated even if the falling edge of another pin is input.
2. If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupts (DI), and then enable interrupts (EI) after clearing the interrupt request flag (KRIC.KRIF bit) to 0.
3. To use the Key Interrupt Function, be sure to set the port pin to the key return pin and then enable the operation with the KRM register. To switch from the key return pin to the port pin, disable the operation with the KRM register and then set the port pin.
4. Before writing a new value to the KRM register write a value of 0x00 to the KRM register first.

Chapter 7 Flash Memory

The following V850ES/Fx3-L devices are equipped with internal flash memory :

Product	Device	Code flash size
V850ES/FE3-L	μPD70F3610	64 KB
	μPD70F3611	96 KB
	μPD70F3612	128 KB
	μPD70F3613	192 KB
	μPD70F3614	256 KB
V850ES/FF3-L	μPD70F3615	64 KB
	μPD70F3616	96 KB
	μPD70F3617	128 KB
	μPD70F3618	192 KB
	μPD70F3619	256 KB
V850ES/FG3-L	μPD70F3620	128 KB
	μPD70F3621	192 KB
	μPD70F3622	256 KB

The code flash memory is attached to the dedicated fetch bus interface of the V850 CPU core. It is used for non-volatile storage of program code and constant data.

Flash memory is commonly used in the following development environments and applications:

- For altering software after solder-mounting of the microcontroller on the target system.
- For differentiating software in small-scale production of various models.
- For data adjustment when starting mass production.
- For facilitating inventory management.
- For updating software after shipment.

The flash memory can be written in different ways:

- by a flash programmer equipped with a suitable adapter (off-board write)
- mounted on the target board by connecting a dedicated flash programmer to the target system (on-board write)
- by the microcontroller's application software (self-programming)

Additionally a flash memory address space is provided to hold various configuration settings, called option bytes. Via the option bytes start-up configurations can be set for e.g. the Clock Generator and the Watchdog Timer. The option bytes can be written by use of an external flash programmer and in self-programming mode.

7.1 Code Flash Memory Overview

7.1.1 Code flash memory features

- 4-byte/1 CPU clock access during instruction fetch
- All-blocks or multiple blocks batch erase or single block erase
- Erase/write with single power supply
- Communication with dedicated flash programmer via various serial interfaces
- On-board and off-board programming
- Flash memory programming by self-programming

7.1.2 Code flash memory mapping

The microcontroller's internal code flash memory area is divided into blocks of 2 KB respectively 4 KB blocks and can be programmed/erased in block units. All or some of the blocks can also be erased at once.

Following figures list the block structures and address assignments for all V850ES/Fx3-L devices with code flash memory.

Additional information comprise:

- Boot swap cluster size
Configurable size of boot cluster for secure self-programming, refer to *"Secure self-programming (boot cluster swapping)"* on page 279.
- Interleave
Interleave configuration of the flash memory blocks.
- CPU branch latency
Number of additional CPU clock cycles during instruction fetches of non-linear code. The CPU branch latency may be configurable by the LATENCY control bit of the option byte at address 0000 007B_H.

					Block 127 (2 KB)	0003 FFFFH	Address	
						0003 F800H		
					Block 95(2 KB)	0002 FFFFH		
						0002 0800H		
					Block 63(2 KB)	0001 FFFFH		
						0001 F800H		
					Block 47(2 KB)	0001 7FFFH		
						0001 7800H		
					Block 31 (2 KB)	0000 FFFFH		
						0000 F800H		
					Block 0 (2 KB)	0000 07FFH		
						0000 0000H		
64 KB		96 KB		128	192 KB	256 KB	Code flash size	
8/16/32 KB			8/16/32/64 KB			Boot swap cluster sizes		
μPD70F3610 μPD70F3615	μPD70F3611 μPD70F3616	μPD70F3612 μPD70F3617 μPD70F3620	μPD70F3613 μPD70F3618 μPD70F3621	μPD70F3614 μPD70F3619 μPD70F3622	Products			

Figure 7-1 Code flash memory configuration for V850ES/Fx3-L devices.

7.1.3 Code flash memory functional outline

- Serial programming** The internal flash memory of the microcontroller can be rewritten by using the rewrite function of a dedicated flash programmer, regardless of whether the microcontroller has already been mounted on the target system or the device is not mounted (off-board/on-board programming).
- Since there is no functional difference between on-board and off-board programming by an external flash programmer, both will be gathered as “serial programming” - in contrast “to self-programming”.
- Self-programming** The self-programming facility, which facilitates rewriting of the flash memory by the user program, is ideal for program updates after production and shipment, since no additional programming equipment is required. During self-programming some software services as well as interrupt serving can still be in operation, e.g. to sustain communication with other devices.
- While the self-programming mode can be initiated from the normal operation mode the external flash programmer mode is entered immediately after release of a system reset.
- Refer to “*Flash memory programming control*” on page 271 for details on how to enter normal operation or serial flash programming mode.
- Extra area** The flash memory contains an extra area, used to store the settings of security and protection functions, the variable reset vector and other flash relevant information.
- The extra area is not mapped into the CPU’s address space, thus is not directly accessible by the user’s program. The extra area’s settings can only be read and modified by an external programmer or by self-programming.
- Boot swap** A boot swap function makes safe re-programming of the flash memory possible and is used to maintain an operable software version, even if re-programming fails for any reason, e.g. in a power fail situation.
- For further information concerning boot swapping refer to “*Secure self-programming (boot cluster swapping)*” on page 279.
- Protection** A set of protection flags can be specified during flash memory programming to prohibit access the flash memory in different ways, implying read-out, rewrite and erase protections. By these means the code flash memory can be protected against read-out and rewrite of the flash memory content by unauthorized persons.
- For further information concerning data protection refer to “*Data Protection and Security*” on page 289.
- Variable reset vector** The variable reset vector function allows flexible assignment of the application program start by redefinition of the reset vector.
- For further information concerning the variable reset vector refer to “*Variable Reset Vector*” on page 284.

Table 7-1 Flash memory write methods

Environment	Interface	Outline	Operation Mode
Serial programming	Serial I/F (UART, CSI)	Flash memory programming is done by an external flash programmer. The device may be mounted on the target system (on-board) or unmounted (off-board) by using a suitable programming adapter board. In either case the communication between the device and the flash programmer is using a serial interface. For details refer to “Flash Programming with Flash Programmer” on page 266.	Flash memory programming mode
Self-programming	Self-programming library	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of off-board/on-board programming. The self-programming library provides all necessary functions to be called by the application software. For details refer to “Code Flash Self-Programming” on page 277.	Normal operation mode

Table 7-2 on page 264 summarizes the functions used to modify flash memory content.

Table 7-2 Basic functions for flash memory modifications

Function	Functional outline	Support (√: Supported, ×: Not supported)	
		Serial programming	Self-programming
Block erasure	The contents of specified memory blocks are erased.	√	√
Multiple block erasure	The contents of the specified successive multiple blocks are erased.	√	√
Chip erasure	The contents of the entire memory area is erased all at once. The extra area - except the boot block cluster protection flag - is also erased.	√	× ^a
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	√	√
Verify	Data read from the flash memory is compared with data transferred from the flash programmer.	√	× ^b
Checksum	Microcontroller internally calculated checksum over the entire flash memory content is compared with the checksum calculated by the serial programmer	√	×
Blank check	The erasure status of the entire memory is checked.	√	√
Protection settings	Following functions can be prohibited: <ul style="list-style-type: none"> • chip erase • block erase • write • read • rewriting of the boot block cluster 	√	√ ^c

a) In self-programming mode all blocks can be specified to be erased at once by block erasure. Note that the extra area is not erased in this case.

b) Can be carried out by the user's program.

c) Except protection against rewriting of the boot block cluster all other protections have no effect in self-programming mode.

Protection settings can be activated in self-programming mode. Already activate protection settings can not be deactivated.

The following table lists the available flash memory protection functions.

For details refer to “Data Protection and Security” on page 289.

Table 7-3 Protection functions

Function	Functional outline	Applicable (√: applies, ×: doesn't apply)	
		Serial programming	Self-programming
Chip erase command prohibit	Erasure of the entire flash (including the extra area ^a) or single blocks impossible.	√	×
Block erase command prohibit	Erasure of single blocks impossible.	√	×
Program command prohibit	Erasure and rewrite of single blocks impossible.	√	×
Read command prohibit	Read-out of any flash content impossible.	√	×
Rewriting boot area prohibit	Erasure (by block or chip erase) or writing of the boot block cluster impossible.	√	√

- a) The boot block cluster protection flag is not erased.

7.1.4 Code flash memory erasure and rewrite

Erase According to its block structure the flash memory can be erased in two different modes.

- All-blocks batch erasure (chip erase)
All blocks are erased all together.
- Block erasure
Each 2 KB flash memory block can be erased separately.
In self-programming mode any number of contiguous flash memory blocks can be erased all together.

Rewrite In self- and serial programming mode it is possible to rewrite the flash memory in smaller units than one block. Once a complete block has been erased it can be rewritten in units of 8 bytes. Each unit can be rewritten only once after erasure of the complete block.

7.2 Flash Programming with Flash Programmer

A dedicated flash programmer can be used for external writing of the flash memory.

- On-board programming
The contents of the flash memory can be rewritten with the microcontroller mounted on the target system. Mount a connector that connects the flash programmer on the target system.
- Off-board programming
The flash memory of the microcontroller can be written before the device is mounted on the target system, by using a dedicated programming adapter.

7.2.1 Programming environment

The necessary environment to write a program to the flash memory of the microcontroller is shown below.




Figure 7-2 Environment to write program to flash memory

A host machine is required for controlling the flash programmer.

Following microcontroller serial interfaces can be used as the interface between the flash programmer and the microcontroller:

- asynchronous serial interface UART
- clocked serial interface CSI
- serial debug interface N-Wire

If a CSI interface is used with handshake, the flash programmer's HS signal is connected to a certain V850 port, in the following generally named as HSPORT. The port used as HSPORT for this product is given in *Table 7-6*.

Flash memory programming off-board requires a dedicated programming adapter.

In this chapter the terms UART and CSI may be used generically for the dedicated interface types and channels the microcontroller provides. UART and CSI signal names are used accordingly.

7.2.2 Communication mode

The communication between the flash programmer and the microcontroller utilizes the asynchronous serial interface UART or optionally the synchronous serial interface CSI.

For programming via the synchronous serial interface CSI without handshake and with handshake modes are supported. In the latter mode the port pin HSPORT is used for the programmer's handshake signal HS.

(1) UART

The external flash programmer offers various choices of available baud rates.




Figure 7-3 Communication with flash programmer via UART

(2) CSI without handshake

The external flash programmer offers various choices of available clock rates.




Figure 7-4 Communication with flash programmer via CSI without handshake

The flash programmer outputs a transfer clock and the microcontroller operates as a slave.

(3) CSI with handshake (CSI + HS)

The external flash programmer offers various choices of available clock rates.




Figure 7-5 Communication with flash programmer via CSI with handshake

The flash programmer outputs a transfer clock and the microcontroller operates as a slave.

(4) N-Wire

Serial clock DCK: Up to 1 MHz




Figure 7-6 Communication with flash programmer via N-Wire

7.2.3 Pin connection with flash programmer PG-FP4

A connector must be mounted on the target system to connect the flash programmer for on-board writing. In addition, functions to switch between the normal operation mode and flash memory programming mode and to control the microcontroller's reset pin must be provided on the board.

When the flash memory programming mode is set, all the pins not used for flash memory programming are in the same status as immediately after reset.

If the PG-FP4 is used as the flash programmer, it generates the signals listed in *Table 7-4* for the microcontroller. For details, refer to the PG-FP4 User's Manual (U15260E).

Table 7-4 Signals generated by flash programmer PG-FP4

PG-FP4			Controller	Connection			
Signal name	I/O	Pin function	Pin name	UART	CSI	CSI + HS	N-Wire
FLMD0	Output	Write enable/disable	FLMD0	√	√	√	
FLMD1	Output	Write enable/disable	FLMD1	×	×	×	
V _{DD}	I/O	V _{DD} voltage generation/ voltage monitor	V _{DD}	√	√	√	
GND	—	Ground	V _{SS}	√	√	√	
CLK	Output	Clock output to the controller	X1	×	×	×	
RESET	Output	Reset signal	RESET	√	√	√	
SI/RXD	Input	Receive signal	SO/TXD	√	√	√	
SO/TXD	Output	Transmit signal	SI/RXD	√	√	√	
SCK	Output	Transfer clock	SCK	×	√	√	
HS	Input	Handshake signal for CSI + HS communication	HSPORT	×	×	√	

Note √: Must be connected.
 ×: Does not have to be connected.

				V _{DD1}
				V _{SS1}

Table 7-5 Wiring of V850ES/Fx3-L flash writing adapters for CSIB

Flash programmer (FG-FP4) connection pin			Name of FA board pin	UARTA0	CSIB0 + HS	CSIB0	N-Wire
Signal name	I/O	Pin function		Pin name	Pin name	Pin name	Pin name
SI/RxD	I	Receive signal	SI	TXDA0	SOB0		
SO/TxD	O	Transmit signal	SO	RXDA0	SIB0		
SCK	O	Transfer clock	SCK	Not needed	SCKB0		
CLK	O	Clock to V850 microcontroller	X1	Leave open			
			X2	Leave open			
$\overline{\text{RESET}}$	O	Reset signal	$\overline{\text{RESET}}$	$\overline{\text{RESET}}$			
FLMD0	I	Write voltage	FLMD0	FLMD0			
FLMD1	I	Write voltage	FLMD1	FLMD1			
HS	I	Handshake signal for CSI + HS	RESERVE/HS	Not needed	PCM0	Not needed	Not needed
VDD	–	VDD voltage generation/voltage monitor	VDD	V _{DD}			
				BV _{DD}			
				EV _{DD}			
				AV _{REF0}			
GND	–	Ground	GND	V _{SS}			
				BV _{SS}			
				EV _{SS}			
				AV _{SS}			

Table 7-6 V850ES/Fx3-L pin numbers for serial programming

Pin name	Port	V850ES/FE3-L pin nr.	V850ES/FF3-L pin nr.	V850ES/FG3-L pin nr.
TXDD0	P30	22	22	25
RXDD0	P31	23	23	26
SIB0	P40	19	19	22
SOB0	P41	20	20	23
SCKB0	P42	21	21	24
$\overline{\text{RESET}}$	–	9	14	14
FLMD0	–	3	8	8
FLMD1	PDL5	52	61	76
PCM0	PCM0	45	49	61
$\overline{\text{DRST}}$	P05	17	17	20
DDI	P52	30	34	39
DDO	P53	31	35	40
DCK	P54	34	36	41
DMS	P55	35	37	42

7.2.4 Flash memory programming control

The procedure to program the flash memory is illustrated below.




Figure 7-7 Flash memory programming procedure

(1) Operation mode control

To rewrite the contents of the flash memory by using the flash programmer, set the microcontroller in the flash memory programming mode.


To set this mode, set the FLMD0 and FLMD1 pins as shown in *Table 7-7 on page 272* and release RESET.

In the normal operation mode, VSS is input to the FLMD0 pin. A pull-down resistor at the FLMD0 pin ensures normal operation mode if no flash programmer is connected. In the flash memory programming mode, the V_{DD} write voltage is supplied to the FLMD0 pin. Additionally the FLMD1 pin has to hold VSS level.

Table 7-7 Operation mode setting

Pins		Operation mode
FLMD0	FLMD1	
V _{SS}	Don't care	Normal operation mode
V _{DD}	V _{SS}	Flash programming mode
	V _{DD}	Setting prohibited

An example of connection of the FLMD0 and FLMD1 pins is shown below. FLMD1 can be connected to ground via a resistor. Alternatively the FLMD1 pin may also be connected directly to the FLMD1 signal of the flash programmer.

**Figure 7-8 Example of connection to flash programmer PG-FP4**

Once started in normal operation mode (FLMD0 = 0), FLMD0 pin is used for enabling self-programming. Refer also to 7.3 on page 277.

(2) Potential conflicts with on-board signal connections**Serial I/O signals**

If other devices are connected to the serial interface pins in use for flash memory programming in on-board programming mode take care that the concerned signals do not conflict with the signals of the flash programmer and the microcontroller. Output pins of the other devices must be isolated or set in high impedance state. Ensure that the other devices do not malfunction because of flash programmer signals.




Figure 7-9 Potential conflicts with serial interfaces signals

RESET

Pay attention in particular if the flash programmer's RESET signal is connected also to an on-board reset generation circuit. The reset output of the reset generator may ruin the flash programming process and may need to be isolated or disabled.




Figure 7-10 Potential conflict with RESET

- Ports** The V850 port pins adopts following status during serial programming:
Ports used for programming are configured as UART respectively CSI pins.
All other pins remain in their default state after reset release.
In case the default state after reset of the pins not used for programming is inport port or high -impedance output port, pay attention to other devices connected to these pins. If these devices require defined levels at the pins, the ports may have to be connected to V_{DD} or V_{SS} via a resistors.
- Oscillators** Connect all oscillator pins in the same way as in the normal operation mode.
- \overline{DRST}** During flash memory programming, input a low level to \overline{DRST} or leave it open. Do not input a high level.
- Power supply** Supply the same power to all power supply pins, including reference voltages, power regulator pins, etc., as in the normal operation mode.

(3) Selection of the communication mode

The communication interface is chosen by applying a specified number of pulses to the FLMD0 pin after reset release. Note that this is handled by the flash programmer.

Figure 7-11 on page 275 gives an example how the UART is established for the communication between the flash programmer and the microcontroller.




Figure 7-11 Selection of communication mode

Note The number of clocks to be inserted differs depending on the chosen communication mode. For details, refer to *Table 7-8 on page 275*.

Table 7-8 FLMD0 pulses for communication mode setting

FLMD0 pulses	Communication Mode	Remarks
0	UART	Communication rate: 9600 bps (after reset), LSB first
8	CSI	V850ES/Fx3-L performs slave operation, MSB first
11	CSI + HS	V850ES/Fx3-L performs slave operation, MSB first
Other	—	Setting prohibited

When UART has been selected after reception of the FLMD0 pulses with 9600 bps, the flash programmer changes the baud rate according to the user's choice via the flash programmer's user interface.

At first the programmer sends two 00_H bytes, which are used by the microcontroller to measure the baud rate and to set up its own baud rate accordingly.

(4) Communication commands

The flash programmer sends commands to the microcontroller. Depending on the commands, the microcontroller returns status information or the requested data.




Figure 7-12 Communication commands exchange

The following table lists the flash memory control commands of the microcontroller. All these commands are issued by the flash programmer, and the microcontroller performs the corresponding processing.

Table 7-9 Flash memory control commands

Classification	Command name	Support			Function
		CSIB	CSIB + HS	UARTD	
Blank check	Block blank check command	√	√	√	Checks erasure status of entire memory.
Erase	Chip erase command	√	√	√	Erases all memory contents.
	Block erase command	√	√	√	Erases memory contents of specified block.
Write	Write command	√	√	√	Writes data by specifying write address and number of bytes to be written, and executes verify check.
Verify	Verify command	√	√	√	Compares input data with all memory contents.
System setting and control	Reset command	√	√	√	Escapes from each status.
	Oscillation frequency setting command	√	√	√	Sets oscillation frequency.
	Baud rate setting command	—	—	√	Sets baud rate when UART is used.
	Silicon signature command	√	√	√	Reads silicon signature information.
	Version acquisition command	√	√	√	Reads version information of device.
	Status command	√	√	—	Acquires operation status.
	Protection setting command	√	√	√	Sets protection against chip erasure, block erasure, and writing.

7.3 Code Flash Self-Programming

This V850 microcontroller supports a flash macro service that allows the user program to rewrite the internal flash memory by itself.

By using this flash macro service and a self-programming library, provided by NEC, the user's program is able to rewrite the flash memory with data, transferred in advance to the internal RAM.

Thus the user program can be upgraded and constant data can be rewritten in the field.




Figure 7-13 Concept of self-programming

During self-programming access to the flash memory is not possible. Thus program execution is only possible by instruction fetching from internal RAM.

Consequently the instructions of user re-programming software routines, which shall remain in operation during the self-programming procedure, must be copied from the flash memory to the internal RAM prior to activating the self-programming. Since interrupt processing by using the interrupt vectors in the flash memory is also impossible during self-programming, a special feature is provided to re-route interrupt acknowledges to the internal RAM (refer to *"Interrupt handling during flash self-programming"* on page 283).

It is recommended to refer to the application note "Self-Programming" (document nr. U16929EE) for comprehensive information concerning flash self-programming. This document explains also the functions of the self-programming library. The latest version of this document and the library can be loaded via the URL

<http://www.eu.necel.com>

7.3.1 Self-programming enable

The self-programming functions can be started out of the normal user mode of the microcontroller.

The microcontroller must be set into self-programming mode via the self-programming library.

For security reasons writing and erasing of the flash memory must be additionally permitted by setting the external FLMD0 pin to high level. Note that FLMD0 holds low level in normal operation mode after reset release.

This requires some external components or wiring, e.g. connecting an output port to FLMD0.




Figure 7-14 Self-programming enable

When self-programming has been completed, the voltage on the FLMD0 pin must be returned to VSS.

7.3.2 Self-programming library functions

Code flash memory self-programming by the user's program is supported by the self-programming library.

This library provides a set of C function calls to carry out basic functions like

- blank-check/erase/rewrite/verify of the flash
- boot cluster swapping, including definition of boot block clusters
- definition of the variable reset vector
- setting of protection flags
- obtain various information concerning the code flash memory

Detailed information how to use the library functions is given in the Application Note: "Self-Programming Library for embedded Single Voltage FLASH" (document no. U16929EE).

The up-to-date version of the self-programming library and the above mentioned Application Note can be obtained from <http://www.eu.necel.com>.

7.3.3 Secure self-programming (boot cluster swapping)

The V850 flash microcontrollers support a mechanism to swap a cluster of code flash memory blocks, starting from address 0000 0000_H, with another cluster of the same size, located immediately above the first one.

Caution Boot cluster swapping is only supported, if the variable reset vector remains in its default state 0000 0000_H.
If the reset vector is changed to other values, boot cluster swapping is not possible.

Boot swap cluster A group of boot blocks to be swapped. The cluster of blocks starting at address 0000 0000_H is named active boot swap cluster, since it contains the entry point of the user's program at the default reset vector 0000 0000_H.

Boot swap flag Which of the two clusters is the active boot block cluster is controlled by the boot swap flag, that can be defined during flash programming via the self-programming library.
The boot swap flag is stored in the flash memory extra area.

Figure 7-15 on page 279 shows an example of the boot block swapping function with a cluster size of 4 flash memory blocks. After inverting the boot_flag - it becomes not(boot_flag) - blocks 4 to 7 become the active boot block cluster. Thus after next reset release the user's program starts from the new boot swap cluster.




Figure 7-15 Boot swap cluster swapping function

Secure self-programming The boot cluster swapping function enables secure self-programming. In case the boot code shall be rewritten, the new code can be written to the inactive boot block cluster, while the boot_flag remains in its previous state. If rewriting of the boot block cluster has been completed successfully, the boot_flag can be inverted, making the new boot code active. If rewriting of the new boot code fails for any reason, e.g. power fail or unintended reset, the old boot code still remains active and rewriting can be started again.

Boot block cluster The boot code size itself may be smaller than the boot swap cluster size. The number of flash memory blocks, which are part of the boot code, are named boot block cluster. The number of boot blocks, which are member of the cluster, can be defined during self-programming via the self-programming library. The boot block cluster size determines the boot swap cluster size. This is automatically evaluated from the number of boot blocks, defined during self-programming.

Table 7-10 on page 281 shows the relation between the number of boot blocks, the boot block cluster size and the boot swap cluster.

Number of boot blocks The number of boot blocks has to be defined by the user during self-programming. It determines the blocks, which are subject to the boot block cluster protection, that allows to protect the boot blocks from any erase or write process.

Table 7-10 Relation between boot block and boot swap cluster

Number of boot blocks ^a	Devices with 2 KB blocks (≤ 256 KB code flash)	
	Boot block cluster	Boot swap cluster
00H	0000 0000H - 0000 07FFH (2 KB)	0000 0000H - 0000 1FFFFH (8 KB)
01H	RESV - 0000 0FFFFH (4 KB)	
02H	RESV - 0000 17FFH (6 KB)	
03H	RESV - 0000 1FFFFH (8 KB)	
04H	RESV - 0000 27FFH (10 KB)	0000 0000H - 0000 3FFFFH (16 KB)
...	...	
07H	RESV - 0000 3FFFFH (16 KB)	
08H	RESV - 0000 47FFH (18 KB)	0000 0000H - 0000 7FFFFH (32 KB)
...	...	
0FH	RESV - 0000 7FFFFH (max. 32 KB)	
10H	RESV - 0000 87FFH (34 KB)	0000 0000H - 0000 7FFFFH (64 KB)
...	...	
1FH	RESV - 0000 FFFFFH (64 KB)	
20H	RESV - 0001 07FFH (66 KB)	
...	...	
7FH	RESV - 0003 FFFFFH (256 KB)	
80H	Setting prohibited	
...		
FFH		

a) The number of boot blocks has to be defined by the user during self-programming or via the external programmer during serial programming.

Figure 7-16 on page 282 illustrates an example with following settings:

- number of boot blocks: 2 (boot block cluster contains 2 blocks), thus the active boot block cluster comprises
 - if boot_flag: blocks 0 and 1
 - if not(boot_flag): blocks 4 and 5
- active boot swap clusters comprises
 - if boot_flag: blocks 0 to 3
 - if not(boot_flag): blocks 4 to 7




Figure 7-16 Boot cluster swapping function

Boot block protection To prohibit rewriting of the boot blocks, the boot block cluster protection flag can be set during flash memory programming. When this flag is set, the blocks of the active boot block cluster can neither be erased nor written. Boot cluster swapping is impossible as well.

Note that only the blocks of the active boot block cluster are protected. In the example according to *Figure 7-16 on page 282*, for instance, blocks 0 and 1 would be prohibited, while blocks 2 and 3 could still be erased and written.

Caution Once the boot block cluster protection has been activated, it can never be deactivated again.

For further information concerning flash memory protection flags refer to “*Data Protection and Security*” on page 289.

7.3.4 Interrupt handling during flash self-programming

This microcontroller provides functions to maintain interrupt servicing during the self-programming procedure.

Since neither the interrupt vector table nor the interrupt handler routines, which are normally located in the flash memory, are accessible while self-programming is active, interrupt acknowledges have to be re-routed to non-flash memory, i.e. to the internal RAM.

Therefore two prerequisites are necessary to enable interrupt servicing during self-programming:

- The concerned interrupt handler routine needs to be copied to the internal RAM. The user has to initiate this copy process.
- The concerned interrupt acknowledge has to be re-routed to that handler. Re-routing to the handler is done by the internal firmware. Thus the user doesn't have to care about.

The internal firmware and the self-programming library provide functions to initialize and process such interrupts.

The interrupt handler routines can be copied from flash to the internal RAM by use of self-programming library functions.

The addresses of the interrupt handler routines are set up via the self-programming library as well.

- Note**
1. Note that this special interrupt handling adds some interrupt latency time.
 2. Special interrupt handling is done only during the flash programming environment is activated. If self-programming is deactivated, the normal interrupt vector table in the flash memory is used.

All interrupt vectors are relocated to one entry point in the internal RAM:

- New entry point of *all* maskable interrupts is the 1st address of the internal RAM. A handler routine must check the interrupt source. The interrupt request source can be identified via the interrupt/exception source register ECR.EICC (refer to “System register set” on page 139)
- New entry point of *all* non maskable interrupts is the word address following the maskable interrupt entry, i.e. the second address of the internal RAM. The interrupt request source can be identified via the interrupt/exception source register ECR.FECC (refer to “System register set” on page 139).

In general a jump to a special handler routine will be placed at the 1st and 2nd internal RAM address, which identifies the interrupt sources and branches to the correct interrupt service routine.

The function serving the interrupt needs to be compiled as an interrupt function (i.e. terminate with a RETI instruction, save/restore all used registers, etc.).

It is recommended to refer to the application note “Self-Programming” (document nr. U16929EE) for comprehensive information concerning flash self-programming. This document explains also the functions of the self-programming library. The latest version of this document can be loaded via the URL

<http://www.eu.necel.com>

7.4 Variable Reset Vector

This microcontroller provides a facility to specify the address of the first user software instruction to be executed after reset release.

By default the first user's instruction to be executed after reset, i.e. the reset vector, is the one stored at address 0000 0000_H. During flash programming another reset vector address can be specified, the so called variable reset vector.

The variable reset vector is stored in the flash memory extra area.

The variable reset vector can be modified in all flash programming modes. The self-programming library supports this function.

Note The variable reset vector only determines the user's program start after reset. The vector table is not affected. It is always located at address 0000 0000_H.

7.5 Flash Mask Options

In the option data area, a block subject to mask options is specified. Make sure to set the option data area corresponding to the following option bytes in the program at address 007A_H/007B_H as default data.

Caution If the flash memory is programmed during a debug session with the on-chip debugger and the options bytes have been changed, a target reset command has to be issued in order to make the new option byte settings effective.

Address	Set Value	Setting	
007A _H	00 _H	Internal oscillator:	Can be stopped.
		WDT2:	Count clock can be selected. Overflow signal can be selected from INTWDT2 or WDT2RES.
		Sub oscillator:	Crystal resonator connection
	01 _H	Internal oscillator:	Cannot be stopped.
		WDT2:	Count clock can be selected. Overflow signal can be selected from INTWDT2 or WDT2RES.
		Sub oscillator:	Crystal resonator connection
	02 _H	Internal oscillator:	Can be stopped.
		WDT2:	Count clock is fixed to internal oscillator. Overflow signal is fixed to WDT2RES.
		Sub oscillator:	Crystal resonator connection
	03 _H	Internal oscillator:	Cannot be stopped.
		WDT2:	Count clock is fixed to internal oscillator. Overflow signal is fixed to WDT2RES.
		Sub oscillator:	Crystal resonator connection
	C0 _H	Internal oscillator:	Can be stopped.
		WDT2:	Count clock can be selected. Overflow signal can be selected from INTWDT2 or WDT2RES.
		Sub oscillator:	RC oscillation connection
	C1 _H	Internal oscillator:	Cannot be stopped.
		WDT2:	Count clock can be selected. Overflow signal can be selected from INTWDT2 or WDT2RES.
		Sub oscillator:	RC oscillation connection
	C2 _H	Internal oscillator:	Can be stopped.
		WDT2:	Count clock is fixed to internal oscillator. Overflow signal is fixed to WDT2RES.
		Sub oscillator:	RC oscillation connection
	C3 _H	Internal oscillator:	Cannot be stopped.
		WDT2:	Count clock is fixed to internal oscillator. Overflow signal is fixed to WDT2RES.
		Sub oscillator:	RC oscillation

	7	6	5	4	3	2	1	0
0000 007B _H	SUBCLK	0	0	0	PLLO	PRSI	PLLI1	PLLI0

PLLI1	PLLI0	Selection of PLL input clock to PLL
0	0	$f_{\text{PLLI}} = f_X$
0	1	$f_{\text{PLLI}} = f_X/2$
1	x	$f_{\text{PLLI}} = f_X/4$

PRSI	Peripheral clock selection
0	$f_{\text{XP1}}, f_{\text{XP2}} = f_{\text{XX}}$
1	$f_{\text{XP1}}, f_{\text{XP2}} = f_{\text{XX}}/2$

PLLO	PLL output clock selection
0	Setting prohibited
1	$f_{\text{PLL}} = f_{\text{PLLO}}/2$

SUBCLK	Clock source at sublock operating mode
0	SubOSC selection
1	240 KHz internal oscillator selection

7.5.1 PRDSELH register - Product selection code register High

The 16-bit PRDSELH register specifies the RAM start address of the device.

Access The register can be accessed in 16-bit units.

Address FFFFCCA_H

Initial Value Device depending
(for details see table below)

	15	14	13	12	11	10	9	8
PRDSELH	x	x	x	x	x	x	x	x
	R	R	R	R	R	R	R	R

	7	6	5	4	3	2	1	0
	x	x	x	x	RAM3	RAM2	RAM1	RAM0
	R	R	R	R	R	R	R	R

RAM3	RAM2	RAM1	RAM0	RAM start address
0	0	0	1	03FFD800H
0	0	1	0	03FFD000H
0	0	1	1	03FFC000H
0	1	0	0	03FFB000H

Chapter 8 Data Protection and Security

8.1 Overview

The microcontroller supports various methods for securing safe (re-)programming of the internal flash memory and protecting of the flash memory data against undesired access, such as illegal read-out or illegal reprogramming.

Security functions Security functions provide countermeasures against unexpected failures during reprogramming processes. These are basically:

- Secure self-programming
- Secure bootloader update
- Boot swapping
- Boot block cluster protection

These functions are described in detail in “Flash Memory” on page 259.

Protection functions Protection functions provide a set of mechanisms to protect the internal flash memory data from being read, erased or altered by unauthorized persons. These are basically:

- On-chip (N-Wire) debug interface protection
- Flash memory erase/write/read protection via the serial programming interface

Some interfaces offer in general access to the internal flash memory: N-Wire debug interface, external flash programmer interfaces and self-programming facilities. All of these interfaces need to be considered for a proper protection concept.

The following sections give an overview about supported protection methods.

8.2 N-Wire Debug Interface Protection

In general read-out of the flash memory contents is possible via the N-Wire debug interface, but protection against illegal read-out can be enabled. For protection of the flash memory, the usage of the debug interface can be protected and it can be disabled. The debug interface is protected via a 10-byte ID code and an internal flag (N-Wire use enable flag).

When the debugger is started, the status of a flag is queried (N-Wire use enable flag). Set this flag to zero to disable the use of the N-Wire in-circuit emulator.

When debugging is enabled (N-Wire use enable flag is set), you have to enter a 10-byte ID code via the debugger. The code is compared with the ID code stored in the internal flash memory. If the codes do not match, debugging is not possible.

The N-Wire use enable flag can be set or reset while reprogramming the flash by an external flash writer or with the self-programming feature. The flag is located at bit 7 at address 0000 0079_H.

You can specify your own 10-byte ID code and program it to the internal flash memory by an external flash writer or with the self-programming feature. The ID code is located in the address range 0000 0070_H to 0000 0079_H.

The protection levels are summarized in *Table 8-1*

Table 8-1 Possible results of ID code comparison

N-Wire use enable flag	ID code	Protection Level
0	X ^a	Level 2: Full protection N-Wire debug interface cannot be used. ^b
1	user-specific ID code	Level 1: ID code protection user ID code N-Wire debug interface can only be used if the user enters the correct ID code.
	ID code is all ones ^c	Level 0: ID code protection with default ID code N-Wire debug interface can be used if the user enters the default ID code FF _H for all ID bytes.

a) Codes are not compared

b) Once the N-Wire debug interface has been set as “use-prohibited”, it cannot be used until the flash memory is re-programmed.

c) This is the default state after the flash memory has been erased.

Note 1. After you have set protection levels 1 or 2, set the “block erase disable flag” in the flash extra area. Otherwise, an unauthorized person could erase the block that contains the ID code or the “N-Wire use enable flag”, respectively, and thus suspend the protection.

8.3 Flash Programmer and Self-Programming Protection

In general, illegal read-out and re-programming of the flash memory contents is possible via the flash writer interface and the self-programming feature. The available flash memory protection methods are as follows.

- Serial programming** It is possible to prohibit any access from external via the serial programming interface, e.g. by an external flash programmer. With maximum protection the internal flash memory can not be erased, read-out or written at all, neither in block units nor the entire flash memory.
- Self-programming** During self-programming all operations to erase, read or program the flash memory is under control of the user's program. Thus no further protection functions in self-programming mode are considered. One exception is the boot block protection, which applies also in self-programming mode.
- Protection flags** The protection flags can be set respectively reset by an external flash programmer, provided the effective protection level allows to do so. In self-programming mode the effective protection flags can not be reset, but other ones can be set to enhance the protection level. The protection flags are stored in the flash memory extra area.
- Each protection function can be used in combination with the others at the same time.

(1) Write protection flag

Set this flag to disable the programming function via external flash programmer interfaces.

No flash memory content can be written from external, if this flag is set. Erasure of single blocks is prohibited as well.

This flag does not affect the self-programming interface.

In self-programming mode writing of the flash memory is further on possible.

(2) Chip erase protection flag

Set this flag to disable the chip erase function via external flash programmer interfaces.

No flash memory content can be erased - neither in single blocks nor the entire flash memory - from external, if this flag is set.

Chip erase is not available in self-programming mode, though it is possible to erase the entire flash memory content by block erase of all blocks all together. Note that the contents of the extra area is not erased by this means. I.e. protection flags, variable reset vector, etc. are still valid.

(3) Block erase protection flag

Set this flag to disable the feature to erase single blocks via external flash programmer interfaces.

Single blocks can not be erased. Chip erase is still possible, provided the chip erase protection flag is not set.

This flag does not affect the self-programming interface.

In self-programming mode erasure of single blocks or sets of contiguous blocks of the flash memory is further on possible.

(4) Read-out protection flag

Set this flag to disable the feature that allows reading back the flash memory via external flash programmer interfaces.
No flash content can be read out.

This flag does not affect the self-programming interface.
In self-programming mode read-out of flash memory content is further on possible.

(5) Boot block cluster protection flag

Set this flag to disable erasure and rewrite of the boot block cluster.
The boot block cluster can not be manipulated in any way (no erase/write).

This applies in serial and self-programming mode.

Once this flag is set, it is impossible to reset this flag. Thus the boot block cluster content can not be changed any more.

For the explanation of the boot block cluster refer to “*Secure self-programming (boot cluster swapping)*” on page 279.

All protection flags are reset after shipment of the device, thus no protection is enabled at all.

Once a protection flag has been set, i.e. the protection is effective, it can not be reset by any means, except after a chip erase, which erases the entire flash memory including the extra area.

Consequently without prior chip erase the protection level can only be increased, but not decreased.

Table 8-2 Protection functions overview

Function	Functional outline	Applicable (√: applies, ×: doesn't apply)	
		Serial programming	Self-programming
Block erase command prohibit	Erasure of single blocks impossible. Once block erase protection is enabled, disable is only possible after chip erase.	√	×
Chip erase command prohibit	Erasure of the entire flash (including the extra area) or single blocks impossible. Once chip erase protection is enabled, all protection flag settings can not be changed any more.	√	×
Program command prohibit	Erasure and rewrite of single blocks impossible. Once write protection is enabled, disable is only possible after chip erase.	√	×
Read command prohibit	Read-out of any flash content impossible. Once read protection is enabled, disable is only possible after chip erase.	√	×
Rewriting boot block cluster prohibit	Erasure (by block or chip erase) or writing of the boot block cluster impossible. Once rewrite protection of the boot block cluster is enabled, it can not be disabled any more.	√	√

Table 8-3 Rewriting operation when erasing/writing is enabled/prohibited

Prohibition state		Programming mode	Block erasure		Chip erasure	Write	
			Boot area	None boot area		Boot area	None boot area
Rewriting boot area enabled	All enabled	Self-programming	yes		—	yes	
		Serial programming	yes		yes	yes	
	Block erase command prohibited	Self-programming	yes		—	yes	
		Serial programming	no		yes	yes	
	Chip erase command prohibited	Self-programming	yes		—	yes	
		Serial programming	no		no	yes	
	Write command prohibited	Self-programming	yes		—	yes	
		Serial programming	no		yes	no	
Rewriting boot area prohibited	All enabled	Self-programming	no	yes	—	no	yes
		Serial programming		yes	no		yes
	Block erase command prohibited	Self-programming		yes	—		yes
		Serial programming		no	yes		yes
	Chip erase command prohibited	Self-programming		yes	—		yes
		Serial programming		no	no		yes
	Write command prohibited	Self-programming		yes	—		yes
		Serial programming		no	yes		no

Note —: not supported

Table 8-4 Read operation when reading is enabled/prohibited

Prohibition State	Programming mode	Read
Read command enabled	Self-programming	√
	Serial programming	√
Read command prohibited	Self-programming	√
	Serial programming	×

Note √: execution enabled, ×: execution disabled, —: not supported

Chapter 9 Bus Control Unit (BCU)

The Bus Control Unit BCU controls the access to on-chip peripheral I/Os.

9.1 Description

The figure below shows a block diagram of the modules that are necessary for accessing the on-chip peripherals.




Figure 9-1 Bus and Memory Control block diagram

Busses The busses are abbreviated as follows:

- NPB: NEC peripheral bus
- VSB: V850 system bus
- VDB: V850 data bus
- VFB: V850 fetch bus

BCU The Bus Control Unit (BCU) controls the access to the on-chip peripherals.

9.1.1 Peripheral I/O area

Two areas of the address range are reserved for the registers of the on-chip peripheral functions. These areas are called “peripheral I/O areas”:

Table 9-1 Peripheral I/O areas

Name	Address range	Size
Fixed peripheral I/O area	03FF F000 _H to 03FF FFF _H	4 KB
Programmable peripheral I/O area (PPA)	03FE C000 _H to 03FE EFFF _H	12 KB

(1) Fixed peripheral I/O area

The fixed peripheral I/O area holds the registers of the on-chip peripheral I/O functions.

Note Because the address space covers 64 MB, the address bits A[31:26] are not considered. Therefore, in this manual, all addresses of peripheral I/O registers in the 4 KB peripheral I/O area are given in the range FFFF F000_H to FFFF FFFF_H instead of 03FF F000_H to 03FF FFFF_H.

(2) Programmable peripheral I/O area (PPA)

With this microcontroller, usage and address range of the PPA are *not* configurable. The PPA extends the fixed peripheral I/O area and assigns an additional 12 KB address space for accessing on-chip peripherals.

The figure below illustrates the programmable peripheral I/O area (PPA).




Figure 9-2 Programmable peripheral I/O area

The CAN modules registers and message buffers are allocated to the PPA. Refer to “CAN module register and message buffer addresses” on page 553 for information how to calculate the register and message buffer addresses of the CAN modules.

- Note**
1. The *fixed* peripheral I/O area is mirrored to the upper 4 KB of the *programmable* peripheral I/O area. If data is written in one area, data having the same contents is also written in the other area.
 2. To make software suitable for both microcontroller and emulation tool, it is recommended to include the set up of the base address in the software. See “BPC - Peripheral area selection control register” on page 301.

9.1.2 NPB access timing

All accesses to the peripheral I/O areas are passed over to the NPB bus via the VSB - NPB bus bridge BBR. Read and write access times to registers via the NPB depend on the register (refer to “*Registers Access Times*” on page 749), the system clock VBCLK and the setting of the VSWC register.

The CPU operation during an access to a register via the NPB depends also on the kind of peripheral I/O area:

- Fixed peripheral I/O area
During a read or write access the CPU operation stops until the access via the NPB is completed.
- Programmable peripheral I/O area
During a read access the CPU operation stops until the read access via the NPB is completed.
During a write access the CPU operation continues operation, provided any preceded NPB access is already finished. If a preceded NPB access is still ongoing the CPU stops until this access is finished and the NPB is cleared.

Caution Pay attention at write accesses to NPB peripheral I/O registers via the programmable peripheral I/O area.

Since the CPU may continue operation, even though the data has not yet been transferred to its destination register, inconsistencies may occur between the program flow and the status of the registers.

In particular register set-ups which change an operational status of a certain module require special notice, like, for instance, masking/unmasking of interrupts via maskable interrupt control registers xxIC, enabling/disabling timers, etc.

9.1.3 Bus properties

This section summarizes the properties of the internal bus.

(1) Bus access

The number of CPU clocks necessary for accessing each resource is as follows:

Table 9-2 number of bus access clocks

Bus cycle configuration		Internal ROM (32 bits)		Internal RAM (32 bits)
		with latency = 0	with latency = 1	
Instruction fetch	Normal access	1	1	1 ^a
	Branch	2	4	1
Operand data access		1	4	1

a) In case of contention with data access, the instruction fetch from internal RAM takes 2 clocks.

Note Unit: Clocks/access

(2) Endian format

The endian format is fixed to little endian format.

The endian format defines the byte order in which word data is stored. “Little Endian” means that the low-order byte of the word is stored in memory at the lowest address, and the high-order byte at the highest address. Therefore, the base address of the word addresses the low-order byte:




Figure 9-3 Little endian addresses within a word

9.1.4 Boundary operation conditions

The microcontroller device has the following boundary operation conditions:

(1) Program space

Instruction fetches from the internal peripheral I/O area are inhibited and yield NOP operations.

If a branch instruction exists at the upper limit of the internal RAM area, a pre-fetch operation (invalid fetch) that straddles over the internal peripheral I/O area does not occur.

(2) Data space

The microcontroller device is provided with an address misalign function.

By this function, data of any format (word: 32 bit, halfword: 16 bit, byte: 8 bit) can be placed to any address in memory, even though the address is not aligned to the data format (that means address $4n$ for words, address $2n$ for halfwords).

- Unaligned halfword data access
When the LSB of the address is $A0 = 1$, two byte accesses are performed.
- Unaligned word data access
 - When the LSB of the address is $A0 = 1$, two byte and one halfword accesses are performed. In total it takes 3 bus cycles.
 - When the LSBs of the address are $A[1:0] = 10_B$, two halfword accesses are performed.

Note Accessing data on misaligned addresses takes more than one bus cycle to complete data read/write. Consequently, the bus efficiency will drop.

9.2 Registers

Access to the on-chip peripherals is controlled and operated by registers of the Bus Control Unit (BCU):

Table 9-3 Bus and memory control register overview

Module	Register name	Shortcut	Address
Bus Control Unit (BCU)	Peripheral area selection control register	BPC	FFFF F064 _H
	Internal peripheral function wait control register	VSWC	FFFF F06E _H

9.2.1 BCU registers

The following registers are part of the BCU. They define the usage of the programmable peripheral I/O area (PPA) and the data bus width.

(1) BPC - Peripheral area selection control register

The 16-bit BPC register enables/disables the PPA and it determines the starting address of the PPA.

- For the microcontroller, the base address of the PPA is fixed to 03FE C000_H. Thus writing to BPC.PA[13:0] does not change the PPA base address. Nevertheless the PPA must be enabled by setting BPC.PA15 = 1.
- For the emulation tool, the PPA has to be enabled and the base address has to be set up by writing 8FFB_H to the BPC register.

To make software suitable for both microcontroller and emulation tool, it is recommended to include the set up of the PPA with BPC = 8FFB_H in the software.

Access This register can be read/written in 16-bit units.

Address FFFF F064_H

Initial Value 0000_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15	0	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0

Table 9-4 BPC register contents

Bit Position	Bit Name	Function
15	PA15	Select usage of programmable peripheral I/O area (PPA). 0: PPA disabled 1: PPA enabled
11 to 0	PA[13:0]	Bits PA[13:0] specify bits 27 to 14 of the starting address of the PPA. The other bits of the address are fixed to 0.

Caution The bits marked with 0 must always be 0.
The base address PBA of the programmable peripheral area sets the start address of the 16 KB PPA in a range of 256 MB. The 256 MB page is mirrored 16 times to the entire 32-bit address range.

The base address PBA is calculated by

$$PBA = BPC.PA[13:0] \times 2^{14}$$

Table 9-5 shows how the addresses of the programmable peripheral area are assembled. The base address PBA is highlighted.

Table 9-5 Address range of programmable peripheral area (12 KB)

31	...	28	27	...	14	13	...	1	0	bit
0	...	0		BPC.PA[13:0]		1	...	1	1	
...				...						
0	...	0		BPC.PA[13:0]		0	...	0	1	
0	...	0		BPC.PA[13:0]		0	...	0	0	PBA

(2) VSWC - Internal peripheral function wait control register

The 8-bit VSWC register controls the bus access wait for the on-chip peripheral I/O registers. The data wait states are based on the system clock.

Access to on-chip peripheral I/O registers is made in 3 clocks (without wait), however, waits may be required depending on the operation frequency. Set the values described below to the VSWC register in accordance with the operation frequency used.

Access This register can be read/written in 8-bit units.

Address FFFF F06E_H

Initial Value 77_H

7	6	5	4	3	2	1	0
0	SUWL2	SUWL1	SUWL0	0	VSWL2	VSWL1	VSWL0
R	R/W	R/W	R/W	R	R/W	R/W	R/W

Table 9-6 VSWC register contents (1/2)

Bit position	Bit name	Function			
6 to 4	SUWL[2:0]	Address setup wait for internal bus:			
		SUWL2	SUWL1	SUWL0	Number of address setup wait states
		0	0	0	0
		0	0	1	1 CPU system clock (VBCLK)
		0	1	0	2 CPU system clock (VBCLK)
		0	1	1	3 CPU system clock (VBCLK)
		1	0	0	4 CPU system clock (VBCLK)
		1	0	1	5 CPU system clock (VBCLK)
		1	1	0	6 CPU system clock (VBCLK)
		1	1	1	7 CPU system clock (VBCLK)

Table 9-6 VSWC register contents (2/2)

Bit position	Bit name	Function			
2 to 0	VSWL[2:0]	Data wait for internal bus:			
		VSWL2	VSWL1	VSWL0	Number of data wait states
		0	0	0	0
		0	0	1	1 CPU system clock (VBCLK)
		0	1	0	2 CPU system clock (VBCLK)
		0	1	1	3 CPU system clock (VBCLK)
		1	0	0	4 CPU system clock (VBCLK)
		1	0	1	5 CPU system clock (VBCLK)
		1	1	0	6 CPU system clock (VBCLK)
		1	1	1	7 CPU system clock (VBCLK)

The following setups are recommended for VSWC:

Table 9-7 Recommended timing for internal bus

System clock (f_{CPU})	≤16 MHz	≤20 MHz
SUWL	0	0
VSWL	0	1
VSWC	00 _H	01 _H

- Note**
1. The bits marked with 0 must always be 0.
 2. This register must be initialized after $\overline{\text{RESET}}$.

Chapter 10 16-Bit Timer/Event Counter AA

The V850ES/Fx3-L microcontrollers have following instances of the 16-bit timer/event counter AA:

TAA	V850ES/ FE3-L	V850ES/ FF3-L	V850ES/ FG3-L
Instances	5		
Names	TAA0 to TAA4		

Throughout this chapter, the individual instances of Timer AA are identified by “n”, for example, TAA_nCTL0 for the TAA_n control register 0.

The timer is upward compatible to Timer P used in various other devices of the V850E and the V850ES family. It offers new additional features for enhanced output control

10.1 Features

Timer AA (TAA) is a 16-bit timer/event counter provided with general-purpose functions.

TAA can perform the following operations.

- 16-bit-accuracy PWM output timer
- Interval timer
- External event counter function
- Timer synchronised operation function with other Timers AA channels (refer to “*Timer AA Synchronous Operation*” on page 377)
- One-shot pulse output
- Pulse interval and frequency measurement counter
- Free running function
- External trigger pulse output function
- 32-bit capture timer function by cascading 2 channels of TAA

10.2 Function Outline

- Capture trigger input signal × 2
- External trigger input signal × 1
- Clock select × 8
- External event count input × 1
- Readable counter × 1
- Capture/compare reload register × 2
- Capture/compare match interrupt × 2
- Timer output (TOAAn0, TOAAn1) × 2
- 32-bit capture by cascading two timer AA (TAA0+TAA1, TAA2+TAA3, TAA5+TAA6).

10.3 Configuration

TAA includes the following hardware.

Table 10-1 Timer TAA registers and external connections

Item	Configuration
Timer register	16-bit counter
Registers	<ul style="list-style-type: none"> • TAA timer capture/compare registers 0, 1 (TAAAnCCR0, TAAAnCCR1) • TAA timer read buffer register (TAAAnCNT) • CCR0 buffer register, CCR1 buffer register
Input selection registers	Selector control registers (SELCNT0, SELCNT3)
Timer output	TOAAn0, TOAAn1
Timer input	TIAAn0, TIAAn1
Control registers	<ul style="list-style-type: none"> • TAA control registers 0, 1 (TAAAnCTL0, TAAAnCTL1) • TAA I/O control registers 0 to 2 and 4 (TAAAnIOC0 to TAAAnIOC2, TAAAnIOC4) • TAA option registers 0, 1 (TAAAnOPT0, TAAAnOPT1)

Timer AA (TAA) pins are alternate function of port pins. For how to set the alternate function, refer to the description of the registers in “Pin Functions” on page 31.

The block diagram of the timer TAA is shown below. Figure 10-2 to Figure 10-3 show the block diagrams of the input circuits of the different timers TAA.




Figure 10-1 Block diagram of Timer AA




Figure 10-2 Input circuit of TAA0 (left) and TAA1 (right)




Figure 10-3 Input circuit of TAA3

(1) TAAAnCCR0 - TAA capture/compare register 0

The TAAAnCCR0 register is a 16-bit register that operates either as capture register or as a compare register.

In free-running mode, this register can be used as a capture register or as a compare register specified by bit TAAAnOPT0.TAAAnCCS0.

In the pulse width measurement mode, this register can be used only as a capture register (the compare function cannot be used.)

In all modes other than free-running mode and pulse width measurement mode, this register is used as a compare register.

This register can be read/written in 16-bit units.

After a $\overline{\text{RESET}}$, TAAAnCCR0 register default status is compare register.

$\overline{\text{RESET}}$ input clears this register to 0000H.

Caution When external event counter mode is used, do not set TAAAnCCR0 register to 0000H.

Address: TAA0CCR0 FFFF596H, TAA1CCR0 FFFF5A6H,
TAA2CCR0 FFFF5B6H, TAA3CCR0 FFFF5C6H,
TAA4CCR0 FFFF5D6H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnCCR0																	R/W	0000H

- When used as a compare register, TAAAnCCR0 can be rewritten when TAAAnCE = 1, as shown below:

TAA operation mode	TAAAnCCR0 register writing method
PWM mode, external trigger pulse output mode	Reload
Free-running mode, external event count mode, one-shot pulse mode, interval timer mode	Any time write
Pulse width measurement mode	Not applicable (used as capture register)

- When used as capture register, the count value is stored in TAAAnCCR0 upon capture trigger (TIAAn0) input edge detection.

- Note**
- The value of TAAAnCCR0 register can be read/written when TAAAnCE bit of TAAAn control register 0 (TAAAnCTL0) equals 1.
 - Access to the TAAAnCCR0 register is prohibited when the main clock is stopped in the subclock mode.

(2) TAAAnCCR1 - TAA capture/compare register 1

The TAAAnCCR1 register is a 16-bit register that operates either both as a capture register or as a compare register.

In free-running mode, this register can be used as a capture register or as a compare register specified by bit TAAAnOPT0.TAAAnCCS1.

In the pulse width measurement mode, this register can be used only as a capture register (the compare function cannot be used.)

In all modes other than free-running mode and pulse width measurement mode, this register is used as a compare register.

After $\overline{\text{RESET}}$, TAAAnCCR1 register default status is compare register.

$\overline{\text{RESET}}$ input clears this register to 0000H.

Caution When external event counter mode is used, do not set TAAAnCCR1 register to 0000H.

Address: TAA0CCR1 FFFFF598H, TAA1CCR1 FFFFF5A8H,
TAA2CCR1 FFFFF5B8H, TAA3CCR1 FFFFF5C8H,
TAA4CCR1 FFFFF5D8H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnCCR1																	R/W	0000H

- When used as a compare register TAAAnCCR1 can be rewritten when TAAAnCE = 1, as below mentioned.

TAA operation mode	TAAAnCCR1 register writing method
PWM mode, external trigger pulse output mode	Reload
Free-running mode, external event count mode, one-shot pulse mode, interval timer mode	Any time write
Pulse width measurement mode	Not applicable (used as capture register)

- When used as a capture register

Count value is stored in TAAAnCCR1 upon capture trigger (TIAAn1) input edge detection.

- Note**
- The value of TAAAnCCR1 register can be read/written when TAAAnCE bit of TAAAn control register 0 (TAAAnCTL0) equals 1.
 - Access to the TAAAnCCR1 register is prohibited when the main clock is stopped in the subclock mode.

(3) TAAncNT - TAA counter read buffer register

TAAncNT register is a read buffer register that can read 16-bit counter values.

This register is read-only, using a 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets this register to 0000H.

When TAAncCE bit of TAAncCTL0 equals 0, 0000H is read from this register.

The value of the register is read when TAAncCE bit = 1.

Address: TAA0CNT FFFF59AH, TAA1CNT FFFF5AAH,
TAA2CNT FFFF5BAH, TAA3CNT FFFF5CAH,
TAA4CNT FFFF5DAH

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	R/W	After reset
TAAncNT																	R	0000H

10.4 Input Selection Registers

These registers are used to select the inputs to timers.

- Note**
1. In this section, only the bits that refer to Timer AA input selections are described. For further information concerning the other bits please refer to “Clock Generator” on page 179.
 2. Enable the related peripheral function only after setting/changing the SELCNTn registers.

(1) SELCNT0 - Selector control register 0

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F308_H.

Initial Value 00_H. This register is initialized by any reset.

- V850ES/FE3-L
- V850ES/FF3-L

7	6	5	4	3	2	1	0
ISEL07	0	0	ISEL04	ISEL03	ISEL02	0	ISEL00
R/W	R	R	R/W	R/W	R/W	R	R/W

- V850ES/FG3-L

7	6	5	4	3	2	1	0
ISEL07	0	ISEL05	ISEL04	ISEL03	ISEL02	0	ISEL00
R/W	R	R/W	R/W	R/W	R/W	R	R/W

Note “R” bits marked with “0” must not be changed from their default value “0”.

Table 10-2 SELCNT0 register contents

Bit position	Bit name	Function
7	ISEL07	Refers to Clock Generator
6	ISEL06	Selection of TIAA31: 0: TIAA31 pin 1: RXDD3 pin
5	ISEL05	Selection of TIAA30: 0: TIAA30 pin 1: RXDD2 pin
4	ISEL04	Selection of TIAA11: 0: TIAA11 pin 1: RXDD1 pin
3	ISEL03	Selection of TIAA10: 0: TIAA10 pin 1: RXDD0 pin
2	ISEL02	Selection of TIAA01: 0: TIAA01 pin 1: INTTM0EQ0 signal from TMM
0	ISEL00	Selection of TIAA00: 0: TIAA00 pin 1: TSO UT signal from CAN0

Note If the INTTM0EQ0 interrupt signal is used for the TIAA01 input signal, use in the following range.
 $TMM \text{ operation clock period} \geq TAA \text{ operation clock period} \times 4$

(2) SELCNT3 - Selector control register 3

Access This register can be read/written in 8-bit or 1-bit units.

Address FFFF F30E_H.

Initial Value 00_H. This register is initialized by any reset.

- V850ES/FG3-L

7	6	5	4	3	2	1	0
0	0	0	0	0	ISEL32	0	0
R	R	R	R	R	R/W	R	R

Note "R" bits marked with "0" must not be changed from their default value "0".

Table 10-3 SELCNT3 register contents

Bit position	Bit name	Function
2	ISEL32	Refers to Clock Generator

10.5 Control Registers

(1) TAAAnCTL0 - TAA control register 0

TAAAn control register 0 is an 8-bit register that controls the operation of timer AA.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

The TAAAnCTL0 register is prohibited from writing during operation (TAAAnCE=1). However, the TAAAnCE bit can be rewritten.

Address: TAA0CTL0 FFFFF590H, TAA1CTL0 FFFFF5A0H,
TAA2CTL0 FFFFF5B0H, TAA3CTL0 FFFFF5C0H,
TAA4CTL0 FFFFF5D0H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnCTL0	TAAAnCE	0	0	0	0	TAAAnCKS2	TAAAnCKS1	TAAAnCKS0	R/W	00H

TAAAnCE	Timer AAn operation control
0	Disable internal operating clock operation (TAAAn is asynchronously reseted)
1	Enable internal operating clock operation
Internal operating clock control and TAAAn asynchronous reset are performed with the TAAAnCE bit. When TAAAnCE bit is cleared to 0, the internal operating clock of TAAAn stops (fixed to low level) and TAAAn is reset asynchronously. When the TAAAnCE bit is set to 1, the internal operating clock is enabled within 2 input clocks, and TAAAn counts up.	

Note In the following modes TAAAnCTL0.TAAAnCE cannot be set to "1":

- Slave timer in synchronous operation mode
If the timer is operated as the slave timer in synchronous operation mode, i.e. TAAAnCTL1.TAAAnSYE = 1.
- Slave timer in 32-bit cascaded capture mode
If timer TAAAn is operated in 32-bit capture mode for capturing the upper 16 bit, i.e. TAAAnOPT1.TAAAnCSE = 1 (n = 1, 3).

SELCNT2.ISEL2[4:0]	TAAAnCTL0 register			Selection of internal count clock				
	TAAAn CKS2	TAAAn CKS1	TAAAn CKS0	Input	n = 0, 2, 4		n = 1, 3	
					PRSI = 0	PRSI = 1	PRSI = 0	PRSI = 1
0	0	0	0	f_{XP1}	f_{XX}	$f_{XX}/2$	f_{XX}	$f_{XX}/2$
1				f_{XP2}^a	f_{XX}	$f_{XX}/2$	f_{XX}	$f_{XX}/2$
0	0	0	1	$f_{XP1}/2$	$f_{XX}/2$	$f_{XX}/4$	$f_{XX}/2$	$f_{XX}/4$
1				$f_{XP2}/2$	$f_{XX}/2$	$f_{XX}/4$	$f_{XX}/2$	$f_{XX}/4$
0	0	1	0	$f_{XP1}/4$	$f_{XX}/4$	$f_{XX}/8$	$f_{XX}/4$	$f_{XX}/8$
1				$f_{XP2}/4$	$f_{XX}/4$	$f_{XX}/8$	$f_{XX}/4$	$f_{XX}/8$
X	0	1	1	$f_{XP1}/8$	$f_{XX}/8$	$f_{XX}/16$	$f_{XX}/8$	$f_{XX}/16$
X	1	0	0	$f_{XP1}/16$	$f_{XX}/16$	$f_{XX}/32$	$f_{XX}/16$	$f_{XX}/32$
X	1	0	1	$f_{XP1}/32$	$f_{XX}/32$	$f_{XX}/64$	$f_{XX}/32$	$f_{XX}/64$
X	1	1	0	$f_{XP1}/64$	$f_{XX}/64$	$f_{XX}/128$	$f_{XX}/64$	$f_{XX}/128$
X	1	1	1	$f_{XP1}/128$	$f_{XX}/128$	$f_{XX}/256$	—	—
				f_{XT}	—	—	f_{XT}	f_{XT}

a) f_{XP2} has the same frequency as f_{XX} , but doesn't stop in IDLE1 mode. Refer to "Clock Generator" on page 179 for details.

Note 1. PRSI can be set by the option bytes:
Refer to "Flash Memory" on page 259 for details.

Caution Set bits TAAAnCKS2 to TAAAnCKS0 only when TAAAnCE = 0.
When TAAAnCE bit setting is changed from 0 to 1, TAAAnCKS2 to TAAAnCKS0 bits can be set simultaneously.
When the main clock is stopped, the count operation with the subclock is not available.

(2) TAAAnCTL1 - TAA timer control register 1

TAAAn control register 1 is an 8-bit register that controls the operation of timer AA.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0CTL1 FFFFF591H, TAA1CTL1 FFFFF5A1H,
TAA2CTL1 FFFFF5B1H, TAA3CTL1 FFFFF5C1H,
TAA4CTL1 FFFFF5D1H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnCTL1	TAAAn SYE	TAAAn EST	TAAAn EEE	0	0	TAAAn MD2	TAAAn MD1	TAAAn MD0	R/W	00H

TAAAnSYE	Synchronous operation mode enable control
0	Independent operation mode (asynchronous operation mode)
1	<p>Synchronous operation mode (specification of slave operation) In this mode, timer AA can operate in synchronization with a master timer. If TAAAnSYE = 1, TAAAnCTL0.TAAAnCE cannot be set to "1". For the synchronous operation mode, refer to "Timer AA Synchronous Operation" on page 377.</p> <hr/> <p>Caution: Be sure to clear the TAAAnSYE to 0, if TAAAn is used as the master timer Respectively, set the TAAAnSYE = 1, if TAAAn is used as slave timer.</p> <hr/>

TAAAnEST	Software trigger control
0	No operation
1	<p>In one-shot pulse mode: One-shot pulse software trigger</p> <p>In external trigger pulse output mode: Pulse output software trigger</p>
<p>The TAAAnEST bit functions as a software trigger in the one-shot pulse mode or external trigger pulse output mode (this bit is invalid in any other mode). By setting TAAAnEST to 1 when TAAAnCE = 1, a software trigger is issued. Therefore, be sure to set TAAAnEST to 1 after setting TAAAnCE = 1. The TIAAn0 pin is used for an external trigger.</p> <p>The read value of the TAAAnEST bit is always 0.</p>	

TAAAnEEE	Count clock selection
0	Use the internal clock (clock selected with TAAAnCKS2 to TAAAnCKS0 bits of TAAAnCTL0 register)
1	Use external clock (input edge of TIAAn0)
<p>The valid edge is specified with TAAAnEES1 and TAAAnEES0 bits when TAAAnEEE bit = 1 (external clock TIAAn0).</p>	

TAAAnMD2	TAAAnMD1	TAAAnMD0	Timer mode selection
0	0	0	Interval timer mode
0	0	1	External event counter mode
0	1	0	External trigger pulse output mode
0	1	1	One-shot pulse mode
1	0	0	PWM mode
1	0	1	Free-running mode
1	1	0	Pulse width measurement mode
1	1	1	Setting prohibited

-
- Caution**
1. Set bits TAAAnEEE and TAAAnMD2 to TAAAnMD0 when TAAAnCE = 0. (The same value can be written when TAAAnCE = 1.) The operation is not guaranteed when rewriting is performed when TAAAnCE = 1. If rewriting was mistakenly performed, clear TAAAnCE to 0 and then set the bits again.
 2. In the external event count mode the external event count input is selected regardless of the value of the TAAAnEEE bit.
 3. Set the count clock to internal clock (TAAAnEEE = 0) when you use an external trigger pulse mode, the single shot pulse mode, and the pulse length measurement mode.
 4. Set the edge detection of the TIAAn0 capture input to no detection when you use an external event count mode (TAAAnEES1 of the TAAAnIOC2 register and TAAAnEES0 = 00).
-

(3) TAAAnIOC0 - TAA dedicated I/O control register 0

The TAAAnIOC0 register is an 8-bit register that controls the timer output.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0IOC0 FFFFF592H, TAA1CTL0 FFFFF5A2H,
TAA2IOC0 FFFFF5B2H, TAA3IOC0 FFFFF5C2H,
TAA4IOC0 FFFFF5D2H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnIOC0	0	0	0	0	TAAAn OL1	TAAAn OE1	TAAAn OL0	TAAAn OE0	R/W	00H

TAAAnOLm	TOAAAnm output level setting
0	Normal output
1	Inverted output
This bit can be used to invert the timer output	

TAAAnOEm	TOAAAnm output setting
0	Timer output is disabled (Low level and high level are output from TOAAAnm pin when TAAAnOLm = 0 and TAAAnOLm = 1, respectively.)
1	Timer output is enabled (TOAAAnm pin outputs pulses.)

- Caution**
1. Rewrite bits TAAAnOLm and TAAAnOEm when TAAAnCE = 0 (the same value can be written when TAAAnCE = 1.). If rewriting was mistakenly performed, clear TAAAnCE to 0 and then set the bits again.
 2. To enable the timer output, be sure to set the corresponding alternate-function pins TAAAnIS3 to TAAAnIS0 of the TAAAnIOC1 register to "No edge detection" and invalidate the capture operation. Then set the corresponding alternate-function port to output mode.

Note m = 0, 1

(4) TAAAnIOC1 - TAA dedicated I/O control register 1

The TAAAnIOC1 register is an 8-bit register that controls the valid edge for the external input signals (TIAAn0 and TIAAn1).

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0IOC1 FFFFF593H, TAA1IOC1 FFFFF5A3H,
TAA2IOC1 FFFFF5B3H, TAA3IOC1 FFFFF5C3H,
TAA4IOC1 FFFFF5D3H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnIOC1	0	0	0	0	TAAAnIS3	TAAAnIS2	TAAAnIS1	TAAAnIS0	R/W	00H

TAAAnIS3	TAAAnIS2	Capture input (TIAAn1) valid edge setting
0	0	No edge detection (capture operation is invalid)
0	1	Detection of rising edge
1	0	Detection of falling edge
1	1	Detection of both edges

TAAAnIS1	TAAAnIS0	Capture input (TIAAn0) valid edge detection
0	0	No edge detection (capture operation is invalid)
0	1	Detection of rising edge
1	0	Detection of falling edge
1	1	Detection of both edges

- Caution**
1. Bits TAAAnIS3 to TAAAnIS0 are valid only in the free-running capture mode and pulse width measurement mode. In all the other modes, capture operation is not performed.
 2. If used as the capture input, be sure to set the corresponding alternate-function pins TAAAnOE1 and TAAAnOE0 of the TAAAnIOC0 register to "Timer output is disabled" and set the capture input valid edge. Then set the corresponding alternate-function port to input mode.
 3. In the external event count mode (TAAAnCTL1.TAAAnEEE = 1), set the TIAAn0 capture input to "No edge detection" (TAAAnIS1 and TAAAnIS0 bits = 00).

Rewrite during timer operation

If the edge specification for the capture operation shall be changed, while the timer remains in operation (TAAAnCTL0.TAAAnCE = 1), only a single bit of the edge specification bits TAAAnIOC1.TAAAnIS[k:i] of a dedicated capture input may be changed with a single write operation.

Consequently proceed as follows (TIAAn0 is used exemplarily):

- Change from rising edge to falling edge:
 - current status is TAAAnIOC1.TAAAnIS[1:0] = 01_B: “rising edge”
 - set TAAAnIOC1.TAAAnIS[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC1.TAAAnIS[1:0] = 10_B: specify “falling edge”
- Change from falling edge to rising edge:
 - current status is TAAAnIOC1.TAAAnIS[1:0] = 10_B: “falling edge”
 - set TAAAnIOC1.TAAAnIS[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC1.TAAAnIS[1:0] = 01_B: specify “rising edge”
- Change from rising or falling edge to both edges:
 - current status is TAAAnIOC1.TAAAnIS[1:0] = 01_B or 10_B: “rising” or “falling edge”
 - set TAAAnIOC1.TAAAnIS[1:0] = 11_B: specify “both edges”

(5) TAAAnIOC2 - TAA I/O control register 2

The TAAAnIOC2 register is an 8-bit register that controls the valid edge for external event count input signals (TIAAn0) and external trigger input signal (TIAAn0).

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0IOC2 FFFFF594H, TAA1IOC2 FFFFF5A4H,
TAA2IOC2 FFFFF5B4H, TAA3IOC2 FFFFF5C4H,
TAA4IOC2 FFFFF5D4H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnIOC2	0	0	0	0	TAAAnEES1	TAAAnEES0	TAAAnETS1	TAAAnETS0	R/W	00H

TAAAnEES1	TAAAnEES0	External event count input valid edge setting (TIAAn0)
0	0	No edge detection(external event count is invalid).
0	1	Detection of rising edge
1	0	Detection of falling edge
1	1	Detection of both edges

TAAAnETS1	TAAAnETS0	External trigger input valid edge detection (TIAAn0)
0	0	No edge detection (external trigger is invalid).
0	1	Detection of rising edge
1	0	Detection of falling edge
1	1	Detection of both edges

- Caution**
1. Rewrite TAAAnEES1, TAAAnEES0, TAAAnETS1, and TAAAnETS0 bits when TAAAnCE = 0 (the same value can be written when TAAAnCE = 1). If rewriting was mistakenly performed, clear TAAAnCE to 0 and then set the bits again.
 2. TAAAnEES1 and TAAAnEES0 bits are valid only when TAAAnEEE = 1 or when the external event count mode has been set (TAAAnCTL1.TAAAnMD[2:0] = 001_B).
 3. TAAAnETS1 and TAAAnETS0 bits are only valid when the external trigger pulse output mode or one-shot pulse mode is set (TAAAnMD[2:0] = 010_B or 011_B).

Rewrite during timer operation

If the edge specification for the external event count input and external trigger input shall be changed, while the timer remains in operation (TAAAnCTL0.TAAAnCE = 1), only a single bit of the edge specification bits TAAAnIOC2.TAAAnEES[k:i] / TAAAnIOC2.TAAAnETS[k:i] of a dedicated capture input may be changed with a single write operation.

Consequently proceed as follows (TIAAn0 is used exemplarily):

In external event counter mode:

- Change from rising edge to falling edge:
 - current status is TAAAnIOC2.TAAAnEES[1:0] = 01_B: “rising edge”
 - set TAAAnIOC2.TAAAnEES[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC2.TAAAnEES[1:0] = 10_B: specify “falling edge”
- Change from falling edge to rising edge:
 - current status is TAAAnIOC2.TAAAnEES[1:0] = 10_B: “falling edge”
 - set TAAAnIOC2.TAAAnEES[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC2.TAAAnEES[1:0] = 01_B: specify “rising edge”
- Change from rising or falling edge to both edges:
 - current status is TAAAnIOC2.TAAAnEES[1:0] = 01_B or 10_B: “rising” or “falling edge”
 - set TAAAnIOC2.TAAAnEES[1:0] = 11_B: specify “both edges”

In external trigger mode:

- Change from rising edge to falling edge:
 - current status is TAAAnIOC2.TAAAnETS[1:0] = 01_B: “rising edge”
 - set TAAAnIOC2.TAAAnETS[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC2.TAAAnETS[1:0] = 10_B: specify “falling edge”
- Change from falling edge to rising edge:
 - current status is TAAAnIOC2.TAAAnETSS[1:0] = 10_B: “falling edge”
 - set TAAAnIOC2.TAAAnETS[1:0] = 00_B: specify “no edge”
 - set TAAAnIOC2.TAAAnEtS[1:0] = 01_B: specify “rising edge”
- Change from rising or falling edge to both edges:
 - current status is TAAAnIOC2.TAAAnETS[1:0] = 01_B or 10_B: “rising” or “falling edge”
 - set TAAAnIOC2.TAAAnETS[1:0] = 11_B: specify “both edges”

Ensure the input level is not changing while the TAAAnIOC2 register is modified.

(6) TAAAnIOC4 - TAA I/O control register 4

The TAAAnIOC4 register is an 8-bit register that controls the output function of Timer AA.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0IOC4 FFFFF59CH, TAA1IOC4 FFFFF5ACH,
TAA2IOC4 FFFFF5BCH, TAA3IOC4 FFFFF5CCH,
TAA4IOC4 FFFFF5DCH

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TAAAnIOC4	0	0	0	0	TAAAnOS1	TAAAnOR1	TAAAnOS0	TAAAnOR0	R/W	00H

TAAAnOS1	TAAAnOR1	Toggle Control of TOAAAn1
0	0	Standard operation.
0	1	Force output level to inactive at next toggle event
1	0	Force output level to active at next toggle event
1	1	Freeze current output level.

TAAAnOS0	TAAAnOR0	Toggle Control of TOAAAn0
0	0	Standard operation.
0	1	Force output level to inactive at next toggle event
1	0	Force output level to active at next toggle event
1	1	Freeze current output level.

- Note**
1. After forcing the output level to either active or inactive, the TOAAAn1 (TOAAAn0) maintains this level (i.e. no toggling afterwards) until the TAAAnOS1 (TAAAnOS0) and TAAAnOR1 (TAAAnOR0) are cleared to standard operation.
 2. The forcing of an output level is executed at the time of the next upcoming toggle event, while the freeze becomes effective immediately.
 3. Writing to TAAAnIOC4 is also possible, when TAAAnCTL0.TAAAnCE = 1.
 4. The TAAAnIOC4 register can be used in the interval mode or the free running mode. In other modes set this register to 00H.
 5. In the free running mode, the setting's of the TAAAnIOC4 register becomes effective only if the compare function is selected. When the capture function is selected, it is invalid.

(7) TAA_nOPT0 - TAA option register 0

The TAA_nOPT0 register is an 8-bit register used to set the capture/compare operation and detect overflow.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA0OPT0 FFFF595H, TAA1OPT0 FFFF5A5H,
TAA2OPT0 FFFF5B5H, TAA3OPT0 FFFF5C5H,
TAA4OPT0 FFFF5D5H, TAA5OPT0 FFFF5E5H,
TAA6OPT0 FFFF5F5H, TAA7OPT0 FFFF605H

Symbol	7	6	5	4	3	2	1	<0>	R/W	After reset
TAA _n OPT0	0	0	TAA _n CCS1	TAA _n CCS0	0	0	0	TAA _n OVF	R/W	00H

TAA _n CCS1	TAA _n CCR1 register capture/compare selection
0	Compare register selection
1	Capture register selection
The TAA _n CCS1 bit setting is valid only in the free-running mode.	

TAA _n CCS0	TAA _n CCR0 register capture/compare selection
0	Compare register selection
1	Capture register selection
The TAA _n CCS0 bit setting is valid only in the free-running mode.	

TAA _n OVF	Timer AA overflow detection
Set (1)	Overflow occurrence
Reset (0)	TAA _n OVF bit write or TAA _n CE = 0
<ul style="list-style-type: none"> The TAA_nOVF bit is set when the 16-bit counter value overflows from FFFFH to 0000H in the free-running mode and the pulse width measurement mode. An interrupt request signal (INTTAA_nOV) is generated as soon as TAA_nOVF bit is set (1). The INTTAA_nOV signal is not generated in any mode other than free-running mode and the pulse width measurement mode. The TAA_nOVF bit is not cleared even when the TAA_nOVF bit and the TAA_nOPT0 register are read when TAA_nOVF = 1. The TAA_nOVF bit can be both read and written, but 1 cannot be written to the TAA_nOVF bit from the CPU. Writing 1 has no influence on timer AA operation. 	

Caution Rewrite TAA_nCCS1 and TAA_nCCS0 bits when TAA_nCE = 0 (the same value can be written when TAA_nCE = 1.). If rewriting was mistakenly performed, clear TAA_nCE to 0 and then set the bits again.

(8) TAA_nOPT1 - TAA option register 1

The TAA_nOPT1 register is an 8-bit register used to set the 32-bit capture mode by cascading two Timer AA.

This register can be read and written in 8-bit or 1-bit units.

$\overline{\text{RESET}}$ input clears this register to 00H.

Address: TAA1OPT1 FFFFF5ADH, TAA3OPT1 FFFFF5CDH

Symbol	7	6	5	4	3	2	1	<0>	R/W	After reset
TAA _n OPT1	TAA _n CSE	0	0	0	0	0	0	0	R/W	00H

Note $n = 1, 3$

TAA _n CSE	TAA _n CCR1 register capture/compare selection
0	16-bit non-cascaded mode
1	Set 32-bit cascaded capture mode. Timer AA _n becomes the upper 16-bit and slave. The master timer is TAA _m with $m = n - 1$.

- Note**
- When setting TAA_nCSE, the timer becomes the upper 16-bit of a 32-bit timer.
 - If TAA_nCSE = 1, TAA_nCTL0.TAA_nCE is forced to "0".
 - Cascading is only available for capture with free-running counter.
 - The following pairs of timers can be cascaded:
 - TAA0 and TAA1
(TAA0 will become master and will hold the lower 16-bit value)
 - TAA2 and TAA3
(TAA2 will become master and will hold the lower 16-bit value)

The table below shows the effects of the TAA_nCSE flag on the timer operation:

	TAA _n CSE=0	TAA _n CSE=1
Operating clock	macro clock from clock tree	macro clock of TAA _m
Count Enable	TAA _n CE bit of TAA _n CTL0	TAA _m CE bit of TAA _m
Count Clock	selected by TAA _n CKS[2:0]	Counter overflow from TAA _m
Capture Signal 0	TIAA _n 0 input with edge filter as selected by TAA _n IS[1:0]	TIAA _m 0 with edge filter selected for TAA _m
Capture Signal 1	TIAA _n 1 input with edge filter as selected by TAA _n IS[3:2]	TIAA _m 1 with edge filter selected for TAA _m
Capture Interrupt	INTTAA _n CC0 or INTTAA _n CC1	INTTAA _m CC0 or INTTAA _m CC1

$n=1$ or 3 ; $m = (n-1)$.

For details on the 32-bit capture mode, please refer to "32-bit Capture in Free-Running Cascade Mode" on page 363.

10.6 Operation

Timer AA can perform the following operations when not in cascade mode:

Operation	TAAAnEST Software trigger bit	TIAAn0 External trigger input	TAAAnEEE Count clock selection	Capture/ Compare Selection	Compare Write
Interval timer mode	Invalid	Invalid	Internal/TIAAn0 pin	Compare only	Any time write
External event counter mode	Invalid	Invalid	External only	Compare only	Any time write
External trigger pulse output mode ^{Note}	Valid	Valid	Internal only	Compare only	Reload
One-shot pulse output mode ^{Note}	Valid	Valid	Internal only	Compare only	Any time write
PWM mode	Invalid	Invalid	Internal/TIAAn0 pin	Compare only	Reload
Free-running mode	Invalid	Invalid	Internal/TIAAn0 pin	Capture/compare selectable	Any time write
Pulse width measurement mode ^{Note}	Invalid	Invalid	Internal only	Capture only	Not applicable

- Note**
1. To use the external trigger pulse output mode, one-shot pulse mode, or pulse width measurement mode, select a count clock by clearing the TAAAnEEE bit of the TAAAnCTL1 register to 0.
 2. When the external event count function is used, set the edge detection of the TIAAn0 capture input to "No edge detection" (TAAAnIS1 and TAAAnIS0 bits of TAAAnIOC1 register to "00").

10.6.1 Anytime write and reload

TAAAnCCR0 and TAAAnCCR1 register rewrite is possible for timer AA during timer operation (TAAAnCE = 1), but the write method (any time write, reload) differs depending on the mode.

(1) Anytime write

When data is written to the TAAAnCCRm register during timer operation, it is transferred at any time to CCRm buffer register and used as the 16-bit counter comparison value.




Figure 10-4 Flowchart of basic operation for anytime write

- Note**
1. The above flowchart illustrates an example of the operation in the interval timer mode.
 2. $m = 0, 1$




Figure 10-5 Timing diagram for anytime write

D01, D02: Setting values of TAAAnCCR0 register (0000H to FFFFH)

D11, D12: Setting values of TAAAnCCR1 register (0000H to FFFFH)

The above timing chart illustrates an example of the operation in the interval timer mode.

(2) Reload

When data is written to the TAAAnCCR0 and TAAAnCCR1 registers during timer operation, it is compared with the value of the 16-bit counter via the CCRm buffer register. The values of the TAAAnCCR0 and TAAAnCCR1 registers can be rewritten when TAAAnCE = 1.

So that the set values of the TAAAnCCR0 and TAAAnCCR1 registers are compared with the value of the 16-bit counter (the set values are reloaded to the CCRm buffer register), the value of the TAAAnCCR0 register must be rewritten and then a value must be written to the TAAAnCCR1 register before the value of the 16-bit counter matches the value of TAAAnCCR0. When the value of the TAAAnCCR0 register matches the value of the 16-bit counter, the values of the TAAAnCCR0 and TAAAnCCR1 registers are reloaded.

Whether the next reload timing is made valid or not is controlled by writing to the TAAAnCCR1 register. Therefore, write the same value to the TAAAnCCR1 register when it is necessary to rewrite the value of only the TAAAnCCR0 register.




Figure 10-6 Flowchart of basic operation for reload

Caution Writing to the TAAAnCCR1 register includes an operation to enable reload. Therefore, rewrite the TAAAnCCR1 register after rewriting the TAAAnCCR0 register.

- Note** 1. Above flowchart illustrates an example of the PWM mode operation.
 2. $m = 0, 1$




Figure 10-7 Timing chart for reload

Note Reload is not performed because TAAAnCCR1 register is not written.

D_{01} , D_{02} , D_{03} : Setting value of TAAAnCCR0 register (0000H to FFFFH)

D_{11} , D_{12} : Setting value of TAAAnCCR1 register (0000H to FFFFH)

Above flowchart illustrates PWM mode operation.

10.6.2 Interval timer mode (TAA_nMD2 to TAA_nMD0 = 000_B)

In the interval timer mode, an interrupt request signal (INTTAA_nCC0) is generated upon a match between the setting value of the TAA_nCCR0 register and the value of the 16-bit counter, and the 16-bit counter is cleared. The TAA_nCCR0 register can be rewritten when TAA_nCE = 1, and when a value is set to TAA_nCCR0 with a write instruction from the CPU, it is transferred to the CCR0 buffer register through any time write mode, and is compared with the 16-bit counter value.

In the interval timer mode, the 16-bit counter is cleared only upon a match between the value of the 16-bit counter and the value of the CCR0 buffer register.

16-bit counter clearing using the TAA_nCCR1 register is not performed. However, the setting value of the TAA_nCCR1 register is transferred to the CCR1 buffer register and compared with the value of the 16-bit counter, and an interrupt request (INTTAA_nCC1) is output if these values match. In addition, TOAA_n pin output is also possible by setting the TAA_nOE1 bit to 1.

When the TAA_nCCR1 register is not used, it is recommended to set FFFFH as the setting value for the TAA_nCCR1 register.

When performing timer output with the TOAA_n pin, set the same values to the TAA_nCCR0 register and the TAA_nCCR1 register since the 16-bit timer counter cannot be cleared with the TAA_nCCR1 register.




Figure 10-8 Flowchart of basic operation in interval timer mode

Note The 16-bit counter is not cleared when its value matches the value of TAAAnCCR1.




Figure 10-9 Basic operation timing in interval timer mode when $D1 > D2 > D3$; only TAAAnCCR0 register value is written, and TOAAAn0 and TOAAAn1 are not output (TAAAnOE0 = 0, TAAAnOE1 = 0, TAAAnOL0 = 0, TAAAnOL1 = 1)

Note The 16-bit counter is not cleared when its value matches the value of TAAAnCCR1.

D1, D2: Setting values of TAAAnCCR0 register (0000H to FFFFH)

D3: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Interval time (t_{Dn}) = $(Dn + 1) \times (\text{count clock cycle})$




Figure 10-10 Basic operation timing in interval timer mode
 when $D_1 = D_2$; TAAAnCCR0 and TAAAnCCR1 are not rewritten, and TOAAAn0 and TOAAAn1 are output
 (TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 1)

D1: Setting value of TAAAnCCR0 register (0000H to FFFFH)

D2: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Interval time (t_{Dn}) = $(Dn + 1) \times (\text{count clock cycle})$

When a new value is written to the TAAAnCCR0 register that is smaller than the TAAAn counter value at that moment, the counter will run to up to FFFFH and restart counting at 0000H. When the value of the counter then matches the TAAAnCCR0 register a compare event will occur..




Figure 10-11 Rewriting of the compare register with a smaller value than the current counter value

10.6.3 External event counter mode (TAAAnMD2 to TAAAnMD0 = 001_B)

In the external event count mode, the external event count input (TIAAn0 pin input) is used as a count-up signal. Regardless of the setting of the TAAAnEEE bit of the TAAAnCTL0 register, 16-bit timer/event counter AA counts up the external event count input (TIAAn0 pin input) when it is set in the external event count mode. In the external event count mode, an interrupt request (INTTAAAnCC0) is generated when the set value of the TAAAnCCR0 register matches the value of the 16-bit counter, and the value of the 16-bit counter is cleared.

When a value is set to the TAAAnCCR0 register with a write instruction from the CPU, it is transferred to the CCR0 buffer register through any time write, and is compared with the 16-bit counter value.

In the external event counter mode, the 16-bit counter is cleared only upon a match between the value of the 16-bit counter and the value of the CCR0 buffer register.

The 16-bit counter can not be cleared using TAAAnCCR1 register. However, the setting value of the TAAAnCCR1 register is transferred to the CCR1 buffer register and compared with the value of the 16-bit counter, and an interrupt request (INTTAAAnCC1) is output if these values match.

Moreover, TOAAAnm pin output is also possible by setting the TAAAnOEm bit to 1.

When performing timer output with the TOAAAn1 pin, set the same values to TAAAnCCR0 register and TAAAnCCR1 register since the 16-bit counter cannot be cleared with CCR1 buffer register.

The TAAAnCCR0 register can be rewritten when TAAAnCE = 1. When TAAAnCCR1 register is not used, it is recommended to set TAAAnCCR1 register to FFFFH.




Figure 10-12 Flowchart of basic operation in external event counter mode

- Note**
1. Selection of the TAAAnEEE bit has no influence.
 2. The 16-bit counter is not cleared upon a match between the 16-bit counter and the CCR1 buffer register.
 3. $m = 0, 1$




Figure 10-13 Basic Operation Timing in External Event Counter Mode
 When $D1 > D2 > D3$; rewrite TAAAnCCR0 only; TOAAAn1 is not output
 (TAAAnOE0 = 0, TAAAnOE1 = 0, TAAAnOL0 = 0, TAAAnOL1 = 1)

D1, D2: Setting values of TAAAnCCR0 register (0000H to FFFFH)

D3: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Number of event counts = $(Dn + 1)$




Figure 10-14 Basic Operation Timing in External Event Counter Mode
 When $D1 = D2$; TAAAnCCR0 and TAAAnCCR1 are not rewritten, TOAAAn1 is output
 (TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 1)

D1: Setting value of TAAAnCCR0 register (0000H to FFFFH)

D2: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Number of event count = $(Dn + 1)$

10.6.4 External trigger pulse mode (TAAAnMD2 to TAAAnMD0 = 010_B)

When TAAAnCE = 1 in the external trigger pulse mode, the 16-bit counter stops at FFFFH and waits for a trigger condition (input of an external trigger (TIAAn0 pin input) or SW trigger by setting of TAAAnEST bit)). When the counter detects the trigger condition. The duty factor of the signal output from the TOAAAn1 pin is set by a reload register (TAAAnCCR1) and the period is set by a compare register (TAAAnCCR0).

Rewriting the TAAAnCCR0 and TAAAnCCR1 registers is enabled when TAAAnCE = 1.

To ensure that the selected values of the TAAAnCCR0 and TAAAnCCR1 registers after rewriting are compared with the value of the 16-bit counter (reloaded to the CCRm buffer register), the TAAAnCCR0 register and then the TAAAnCCR1 register must be written before the value of the 16-bit counter matches the value of the TAAAnCCR0 register.

When the value of the TAAAnCCR0 register later matches the value of the 16-bit counter, the values of the TAAAnCCR0 and TAAAnCCR1 registers are reloaded to the CCRm buffer register.

Whether the next reload timing is made valid or not is controlled by writing to the TAAAnCCR1 register. Therefore, write the same value to the TAAAnCCR1 register when it is necessary to rewrite the value of only the TAAAnCCR0 register.

Reload is invalid when only the TAAAnCCR0 register is rewritten. To stop timer AA, clear TAAAnCE to 0. If the edge of the external trigger (TIAAn0 pin input) is detected more than once in the external trigger pulse mode, the 16-bit counter is cleared at the point of edge detection, and resumes counting up. To realize the same function as the external trigger pulse mode by using a software trigger instead of the external trigger input (TIAAn0 pin input) (software trigger pulse mode), a software trigger is generated by setting the TAAAnEST bit of the TAAAnCTL1 register to 1.

When using a software trigger, a square wave that has one cycle of the PWM waveform as half of its own cycle can also be outputted from the TOAAAn0 pin.

The waveform of the external trigger pulse is output from TOAAAn1. A toggle output is produced from the TOAAAn0 pin when the value of the TAAAnCCR0 register matches the value of the 16-bit counter.

In the external trigger pulse mode, the capture function of the TAAAnCCR0 and TAAAnCCR1 registers cannot be used because these registers can be used only as compare registers.

Caution In the external trigger pulse mode, select the internal clock (TAAAnEEE bit of TAAAnCTL1 register = 0) for the count clock.

- Note**
1. For the reload operation when TAAAnCCR0 and TAAAnCCR1 are rewritten during timer operation, refer to “PWM mode (TAAAnMD2 to TAAAnMD0 = 100_B)” on page 345.
 2. m = 0, 1




Figure 10-15 Flowchart of Basic Operation in External Trigger Pulse Output Mode

Note The 16-bit counter is not cleared upon a match between the 16-bit counter and the CCR1 buffer register.




Figure 10-16 Basic Operation Timing in External Trigger Pulse Output Mode
 (TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 0)

Note The 16-bit counter is not cleared when it matches the CCR1 buffer register.

D01, D02: Setting value of TAAAnCCR0 register (0000H to FFFFH)

D11, D12: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Duty of TOAAAn1 output =

(Set value of TAAAnCCR1 register) / (Set value of TAA0CCR0 register)

Cycle of TOAAAn1 output =

(Set value of TAAAnCCR0 register + 1) · (Count clock cycle)

10.6.5 One-shot pulse mode (TAAAnMD2 to TAAAnMD0 = 011_B)

When TAAAnCE is set to 1 in the one-shot pulse mode, the 16-bit counter waits for the setting of the TAAAnEST bit (to 1) or a trigger that is input when the edge of the TIAAn0 pin is detected, while holding FFFFH. When the trigger is input, the 16-bit counter starts counting up.

When the value of the 16-bit counter matches the value of the CCR1 buffer register that has been transferred from the TAAAnCCR1 register, TOAAAn1 goes high. When the value of the 16-bit counter matches the value of the CCR0 buffer register that has been transferred from the TAAAnCCR0 register, TOAAAn1 goes low, and the 16-bit counter is cleared to 0000H and stops. Input of a second or subsequent trigger is ignored while the 16-bit counter is operating. Be sure to input a second trigger while the 16-bit counter is stopped at 0000H. In the one shot pulse mode, rewriting the TAAAnCCR0 and TAAAnCCR1 registers is enabled when TAAAnCE = 1. The set values of the TAAAnCCR0 and TAAAnCCR1 registers become valid after a write instruction from the CPU is executed. They are then transferred to the CCR0 and CCR1 buffer registers, and compared with the value of the 16-bit counter. The waveform of the one-shot pulse is output from the TOAAAn1 pin. The TOAAAn0 pin produces a toggle output when the value of the 16-bit counter matches the value of the TAAAnCCR0 register. In the one-shot pulse mode, the TAAAnCCR0 and TAAAnCCR1 registers function only as compare registers. They cannot be used as capture registers.

-
- Caution**
1. In the one-shot pulse mode, select the internal clock (TAAAnEEE bit of TAAAnCTL1 register = 0) as the count clock.
 2. In the one-shot pulse mode, it is prohibited to set the TAAAnCCR1 register to 0000H.
-




Figure 10-17 Flowchart of Basic Operation in One-Shot Pulse Mode

- Note**
1. Only the TAA nEST bit of the TAACTL1 register can be rewritten during the timer operation (TAA CE = 1).
 2. The 16-bit counter is not cleared upon a match between the values of the 16-bit counter and the CCR1 buffer register.

Caution The 16-bit counter is not cleared when a trigger input is performed during the count-up operation of the 16-bit counter.




Figure 10-18 Timing of Basic Operation in One-Shot Pulse Mode
(TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 0)

Note The 16-bit counter starts counting up when either TAAAnEST = 1 is set or the external trigger (TIAAn0) is input.

D0: Setting value of TAAAnCCR0 register (0000H to FFFFH)

D1: Setting value of TAAAnCCR1 register (0000H to FFFFH)

Active level period of TOAAAn1 pin output is (setting value of TAAAnCCR0 - setting value of TAAAnCCR1 + 1) × count clock period

Output delay period = (setting value of TAAAnCCR 1 register) × count clock period

10.6.6 PWM mode (TAAAnMD2 to TAAAnMD0 = 100_B)

In the PWM mode, TAAAn capture/compare register 1 (TAAAnCCR1) is used to set the duty factor and TAAAn capture/compare register 0 (TAAAnCCR0) is used to set the cycle. By using these two registers and operating the timer, variable-duty PWM is output.

Rewriting the TAAAnCCR0 and TAAAnCCR1 registers is enabled when TAAAnCE = 1.

So that the set values of the TAAAnCCR0 and TAAAnCCR1 registers are compared with the value of the 16-bit counter (reloaded to the CCR0 and CCR1 buffer registers), the TAAAnCCR0 register must be rewritten and then a value must be written to the TAAAnCCR1 register before the value of the 16-bit counter matches the value of the TAAAnCCR0 register.

The values of the TAAAnCCR0 and TAAAnCCR1 registers are reloaded when the value of the TAAAnCCR0 register later matches the value of the 16-bit counter. Whether the next reload timing is made valid or not is controlled by writing to the TAAAnCCR1 register. Therefore, write the same value to the TAAAnCCR1 register even when only the value of the TAAAnCCR0 register needs to be rewritten. Reload is invalid when only the value of the TAAAnCCR0 register is rewritten.

To stop timer AA, clear TAAAnCE to 0.

The waveform of PWM is output from the TOAAAn1 pin. The TOAAAn0 pin produces a toggle output when the 16-bit counter matches the TAAAnCCR0 register.

In the PWM mode, the TAAAnCCR0 and TAAAnCCR1 registers are used only as compare registers. They cannot be used as capture registers.




Figure 10-19 Flowchart of Basic Operation in PWM Mode
When values of TAAAnCCR0, TAAAnCCR1 registers are not rewritten during timer operation




Figure 10-20 Flowchart of Basic Operation in PWM Mode
When values of TAAnCCR0, TAAnCCR1 registers are rewritten during
timer operation

- Note**
1. The timing of <2> in the above flowchart may differ depending on the rewrite timing of steps <1> and <3> and the value of TAAnCCR1, but make sure that step <3> comes after step <1>.
 2. $m = 0, 1$




Figure 10-21 Basic Operation Timing in PWM Mode
When rewriting TAAAnCCR1 value
(TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 0)

D00: Set value of TAAAnCCR0 register (0000H to FFFFH)

D10, D11, D12, D13: Set value of TAAAnCCR1 register (0000H to FFFFH)

Duty of TOAAAn1 output =

(Set value of TAAAnCCR1 register) / (Set value of TAAAnCCR0 register + 1)

Cycle of TOAAAn1 output =

(Set value of TAAAnCCR0 register + 1) x (Count clock cycle)

Toggle width of TOAAAn0 output =

(Set value of TAAAnCCR0 register + 1) x (Count clock period)




Figure 10-22 Basic Operation Timing in PWM Mode
 When TAAAnCCR0, TAAAnCCR1 values are rewritten
 (TAAAnOE0 = 1, TAAAnOE1 = 1, TAAAnOL0 = 0, TAAAnOL1 = 0)

Note Reload is not performed because the TAAAnCCR1 register was not rewritten.

D00, D01, D02, D03: Setting values of TAAAnCCR0 register (0000H to FFFFH)

D10, D11, D12, D13: Setting values of TAAAnCCR1 register (0000H to FFFFH)

Duty of TOAAAn1 output =

$$\frac{\text{Set value of TAAAnCCR1 register}}{\text{Set value of TAAAnCCR0 register} + 1}$$

Cycle of TOAAAn1 output =

$$(\text{Set value of TAAAnCCR0 register} + 1) \times (\text{Count clock cycle})$$

Toggle width of TOAAAn0 output =

$$(\text{Set value of TAAAnCCR0 register} + 1) \times (\text{Count clock cycle})$$

Note To output a 0% duty PWM signal set the TAAAnCCR1 register to 0.

To output a 100% duty PWM signal set the TAAAnCCR1 register to the value of the CCR0 register + 1. Do not set a value of FFFFH to the CCR1 register.

10.6.7 Free-running mode (TAA_nMD2 to TAA_nMD0 = 101_B)

In the free-running mode, both the interval function and the compare function can be realized by operating the 16-bit counter as a free-running counter and selecting capture/compare operation with the TAA_nCCS1 and TAA_nCCS0 bits.

The settings of the TAA_nCCS1 and TAA_nCCS0 bits of the TAA_nOPT0 register are valid only in the free-running mode.

TAA _n CCS1	Operation
0	Use TAA _n CCR1 register as compare register
1	Use TAA _n CCR1 register as capture register

TAA _n CCS0	Operation
0	Use TAA _n CCR0 register as compare register
1	Use TAA _n CCR0 register as capture register

- Using TAA_nCCR1 register as compare register
An interrupt is output upon a match between the 16-bit counter and the CCR1 buffer register in the free-running mode.
Rewrite during compare timer operation is enabled and performed with any time write mode. (Once the compare value has been written, synchronization with the internal clock is done and this value is used as the 16-bit counter comparison value.)
When timer output (TOA_n1) has been enabled, TOA_n1 performs toggle output upon a match between the 16-bit counter and the CCR1 buffer register.
- Using TAA_nCCR1 register as capture register
The value of the 16-bit counter is saved to the TAA_nCCR1 register upon TIA_n1 pin edge detection.
- Using TAA_nCCR0 register as compare register
An interrupt is output upon a match between the 16-bit counter and the CCR0 buffer register in the free-running mode.
Rewrite during compare timer operation is enabled and performed with any time write mode. (Once the compare value has been written, synchronization with the internal clock is done and this value is used as the 16-bit counter comparison value.)
When timer output (TOA_n0) has been enabled, TOA_n0 performs toggle output upon a match between the 16-bit counter and the CCR0 buffer register.
- Using TAA_nCCR0 register as capture register
The value of the 16-bit counter is saved to the TAA_nCCR0 register upon TIA_n0 pin edge detection.

Caution When the TAA_nEEE bit of AAnCTL1 register is set to 1 and the count clock is set to the external event count input, the TAA_nCCR0 register cannot be used as the capture register.




Figure 10-23 Flowchart of Basic Operation in Free-Running Mode

(1) When $TAA\text{NCCS}1 = 0$, and $TAA\text{NCCS}0 = 0$ settings (interval function description, compare function)

When $TAA\text{NCE} = 1$ is set, the 16-bit counter counts from 0000H to FFFFH and the free-running count-up operation continues until $TAA\text{NCE} = 0$ is set.

In this mode, when a value is written to the $TAA\text{NCCR}0$ and $TAA\text{NCCR}1$ registers, they are transferred to the CCR0 buffer register and the CCR1 buffer register (any time write mode). In this mode, no one-shot pulse is output even when an one-shot pulse trigger is input. Moreover, when $TAA\text{NOEm} = 1$ is set, $TOAAnm$ performs toggle output upon a match between the 16-bit counter and the $CCRm$ buffer register.




Figure 10-24 Basic Operation Timing in Free-Running Mode
 $(TAA\text{NCCS}1 = 0, TAA\text{NCCS}0 = 0)$
 $(TAA\text{NOE}0 = 1, TAA\text{NOE}1 = 1, TAA\text{NOL}0 = 0, TAA\text{NOL}1 = 0)$

D00, D01: Setting values of $TAA\text{NCCR}0$ register (0000H to FFFFH)

D10, D11: Setting values of $TAA\text{NCCR}1$ register (0000H to FFFFH)

$TOAAn0$ output toggle width = (Setting values of $TAA\text{NCCR}0$ register) \times (count clock cycle)

$TOAAn1$ output toggle width = (Setting values of $TAA\text{NCCR}1$ register)

$TOAAnm$ output goes high when counting is started.

Note $m = 0, 1$

(2) When TAA_nCCS1 = 1 and TAA_nCCS0 = 1 settings (capture function description)

When TAA_nCE = 1, the 16-bit counter counts from 0000H to FFFFH and free-running count-up operation continues until TAA_nCE = 0 is set. During this time, values are captured by capture trigger operation and are written to the TAA_nCCR0 and TAA_nCCR1 registers.

Regarding capture close to the overflow (FFFFH), judgment is made using the overflow flag (TAA_nOVF). However, if overflow occurs twice (two or more free-running cycles), the capture trigger interval cannot be judged with the TAA_nOVF flag. In this case, the system should be revised.




Figure 10-25 Basic Operation Timing in Free-Running Mode
 (TAA_nCCS1 = 1, TAA_nCCS0 = 1)
 (TAA_nOE0 = 1, TAA_nOE1 = 1, TAA_nOL0 = 0, TAA_nOL1 = 0)

D00, D01, D02, D03:

Values captured to TAA_nCCR0 register (0000H to FFFFH)

D10, D11, D12:

Values captured to TAA_nCCR1 register (0000H to FFFFH)

TIAAn0: Set to rising edge detection (TAA_nIS1, TAA_nIS0 = 01)

TIAAn1: Set to falling edge detection (TAA_nIS3, TAA_nIS2 = 10)

(3) When TAA_nCCS1 = 1 and TAA_nCCS0 = 0

When TAA_nCE = 1 is set, the counter counts from 0000H to FFFFH and free-running count-up operation continues until TAA_nCE = 0 is set. The TAA_nCCR0 register is used as a compare register. An interrupt signal is output upon a match between the value of the 16-bit counter and the setting value transferred to the CCR0 buffer register from the TAA_nCCR0 register as an interval function. Even if TAA_nOE1 = 1 to realize the output function, TAA_nCCR1 register cannot control TOA_n1 because it is used as capture register.




Figure 10-26 Basic Operation Timing in Free-Running Mode
 (TAA_nCCS1 = 1, TAA_nCCS0 = 0)
 (TAA_nOE0 = 1, TAA_nOE1 = 1, TAA_nOL0 = 0, TAA_nOL1 = 0)

D00, D01:

Setting compare values of TAA_nCCR0 register (0000H to FFFFH)

D10, D11, D12, D13, D14, D15:

Values captured to TAA_nCCR1 register (0000H to FFFFH)

TIAA_n1:

Set to detection of both rising and falling edges (TAA_nIS3, TAA_nIS2 = 11)

(4) When TAA_nCCS1 = 0 and TAA_nCS0 = 1

When TAA_nCE is set to 1, the 16-bit counter counts from 0000H to FFFFH and free-running count-up operation continues until TAA_nCE = 0 is set. The TAA_nCCR1 register is used as a compare register. An interrupt signal is output upon a match between the value of the 16-bit counter and the setting value of the TAA_nCCR1 register as an interval function. When TAA_nOE1 = 1 is set, TOAA_n1 performs toggle output upon match between the value of the 16-bit counter and the setting value of the TAA_nCCR1 register.

Even if TAA_nOE0 = 1 to realize the output function, TAA_nCCR0 register cannot control TOAA_n0 because it is used as capture register.




Figure 10-27 Basic Operation Timing in Free-Running Mode
 (TAA_nCCS1 = 0, TAA_nCS0 = 1)
 (TAA_nOE0 = 1, TAA_nOE1 = 1, TAA_nOL0 = 0, TAA_nOL1 = 0)

D00, D01, D02, D03:

Values captured to TAA_nCCR0 register (0000H to FFFFH)

D10, D11, D12:

Setting compare value of TAA_nCCR1 register (0000H to FFFFH)

TIAA_n0: Set to falling edge detection (TAA_nIS1, TAA_nIS0 = 10)

(5) Overflow flag

When the counter overflows from FFFFH to 0000H in the free-running mode, the overflow flag (TAA_nOVF) is set to 1 and an overflow interrupt (INTTAA_nOV) is output.

The overflow flag is cleared by the CPU when writing 0 to it.

10.6.8 Pulse width measurement mode (TAAAnMD2 to TAAAnMD0 = 110B)

In the pulse width measurement mode, free-running count is performed. The value of the 16-bit counter is saved to capture register 0 (TAAAnCCR0), or capture register 1 (TAAAnCCR1) respectively, and the 16-bit counter is cleared upon edge detection of the TIAAn0 pin, or TIAAn1 respectively. The external input pulse width can be measured as a result.

However, when measuring a large pulse width that exceeds 16-bit counter overflow, perform judgment with the overflow flag, e.g by counting the overflow count by using the overflow interrupt.

Depending on the selected capture input sources and specified edge detection three different measurement methods can be applied.

1. Pulse period measurement
2. Alternating pulse width and pulse space measurement.
3. Simultaneous pulse width and pulse space measurement:
Both capture inputs are required to measure pulse width and pulse space simultaneously.

The measurements methods are explained in the following sub-chapters.

Caution In the pulse width measurement mode, select the internal clock (TAAAnEEE of TAAAnCTL1 register = 0).

(1) Pulse period measurement

The pulse period of a signal can be measured in the pulse width measurement mode, when the edge detection of one of the inputs TIAAn0 and TIAAn1 is set either to “rising edge” or “falling edge”. The detection of the other input should be set to “no edge detection”.

By detection of the specified edge the resulting value is captured in the corresponding capture register (TAAAnCCR0 or TAAAnCCR1), and the timer is cleared and restarts counting.




Figure 10-28 Flowchart of Pulse Period Measurement

- Note**
1. External pulse input is possible for both TIAAn0 and TIAAn1, but only one should be selected for the pulse period measurement. Specify either “rising edge” or “falling edge” for edge detection. Specify the edge of the external input pulse that is not used as “no edge detection”.
 2. $m = 0, 1$




Figure 10-29 Basic Operation Timing of Pulse Period Measurement
(TAAAnOE0 = 0, TAAAnOE1 = 0, TAAAnOL0 = 0, TAAAnOL1 = 0)

D₀₀, D₀₁, D₀₂: Values captured to TAAAnCCR0 register (0000H to FFFFH)

TIAAn0: Set to detection of rising edge (TAAAnS1, TAAAnS0 = 01B)

TIAAn1: Set to no edge detection (TAAAnS3, TAAAnS2 = 00B)

(2) Alternating pulse width and pulse space measurement

The pulse period of a signal can be measured in the pulse width measurement mode alternating in one capture register, when the edge detection of one of the inputs TIAAn0 and TIAAn1 is set to “both rising and falling edges”. The detection of the other input should be set to “no edge detection”.

By detection of a falling or rising edge the resulting value is captured in the corresponding capture register (TAAAnCCR0 or TAAAnCCR1), and the timer is cleared and restarts counting.




Figure 10-30 Flowchart of Alternating Pulse Width and Pulse Space Measurement

- Note**
1. External pulse input is possible for both TIAAn0 and TIAAn1, but only one should be selected for the alternating pulse width and pulse space measurement.
Specify “both rising and the falling edges” for edge detection. Specify the edge of the external input pulse that is not used as “no edge detection”.
 2. $m = 0, 1$




Figure 10-31 Basic Operation Timing of Alternating Pulse Width and Pulse Space Measurement
 (TAAAnOE0 = 0, TAAAnOE1 = 0, TAAAnOL0 = 0, TAAAnOL1 = 0)

D_{00} , D_{01} , D_{02} , D_{03} , D_{04} :

Values captured to TAAAnCCR0 register (0000H to FFFFH)

TIAAn0:

Set to detection of both rising and falling edges (TAAAnIS1, TAAAnIS0 = 11B)

TIAAn1:

Set to no edge detection (TAAAnIS3, TAAAnIS2 = 00B)

Pulse width = Captured value \times Count clock cycle

If the valid edge is not input even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (NTTAAAnOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TAAAnOPT0.TAAAnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H \times TAAAnOVF bit set (1) count + Captured value) \times Count clock cycle

(3) Simultaneous pulse width and pulse space measurement

Pulse width and pulse space can be measured simultaneously in the pulse width measurement mode, when the signal is input to both inputs TIAAn0 and TIAAn1, where both inputs detect opposite edges.

By detection of the specified edge the resulting values of pulse width or pulse space are captured in the corresponding capture registers (TAAAnCCR0, TAAAnCCR1), and the timer is cleared and restarts counting.




Figure 10-32 Flowchart of Simultaneous Pulse Width and Pulse Space Measurement

- Note**
1. External pulse input must be input to both TIAAn0 and TIAAn1. Specify “rising edge” for edge detection of first input, and “falling edge” for the second input, or vice versa.
 2. $x = 0, 1$
 $y = 0$ when $x = 1$; $y = 1$ when $x = 0$




Figure 10-33 Basic Operation Timing of Simultaneous Pulse Width and Pulse Space Measurement
 (TAAAnOE0 = 0, TAAAnOE1 = 0, TAAAnOL0 = 0, TAAAnOL1 = 0)

Note The signal to measure has to be assigned to both inputs, TIAAn0 and TIAAn1.

D₀₀, D₀₁, D₀₂: Values captured to TAAAnCCR0 register (0000H to FFFFH)

D₁₀, D₁₁: Values captured to TAAAnCCR1 register (0000H to FFFFH)

TIAAn0: Set detection to rising edge (TAAAnIS1, TAAAnIS0 = 01B)

TIAAn1: Set detection to falling edge (TAAAnIS3, TAAAnIS2 = 10B)

10.6.9 32-bit Capture in Free-Running Cascade Mode

Two Timer AA (TAA0 in combination with TAA1, or TAA2 in combination with TAA3) can be cascaded to operate as a 32-bit capture timer. In cascade mode, the timer with the lower number (TAA0 or TAA2) is used to control the operation (master timer). Both cascaded timers have to be initialized as free-running timers.




Figure 10-34 Block Diagram of TAAm and TAAAn in 32-bit Capture Mode

- Note**
1. $m = 0, 2$
 $n = 1, 3$
 2. The 32-bit capture in cascade free-running mode is not available for TAA4.
 3. Explanation of signals can be found in *Figure 10-1 on page 307*.
 4. Block diagrams of the input circuits can be found in *Figure 10-2 on page 308* to *Figure 10-3 on page 308*,

Figure 10-34 shows the block diagram of TAAm and TAA_n in cascade mode. Signals that are irrelevant in cascade mode are not shown, the connections to the internal bus are also hidden for better readability of the image, as *Figure 10-1 on page 307* can be used for a in-depth look of each timer.

- Note** Cascading of two TAA is only allowed for free-running mode with both capture/compare registers set to capture mode. Proper operation of TAAm and TAA_n is not guaranteed for any other setting.

Figure 10-35 shows the recommended flow for setting up TAAm and TAA_n in cascade mode. As TAAm is used for general control, TAA_n is set up first and set in cascaded operation by setting the TAA_nCSE bit to 1. Then TAAm is initialized by selecting the proper clock setting and capture trigger input. Only TIAAm0 and TIAAm1 can be used as external capture trigger.

- Note** When cascading TAAm and TAA_n, set TAA_nCSE=1 and TAAmCSE=0.

Operation starts when the count enable flag of TAAm (TAAmCE) is set to 1. The counter of TAAm is used for the lower 16-bit of the 32-bit count value, while the upper 16-bit are handled by TAA_n.

Whenever the counter of TAAm overflows, the counter is cleared to 0, interrupt INTTAAmOV is generated and the counter of TAA_n is incremented by 1. When the counter of TAA_n overflows, the counter is also cleared to 0 and interrupt INTTAA_nOV is generated.

When a capture trigger 0/1 is detected by TAAm, a capture of the lower 16-bit counter value to TAAmCCR0/1 and of the upper 16-bit counter value to TAA_nCCR0/1 at the same time. The interrupts of the TAAm will indicate the capture (INTTAAmCC0/1).

Figure 10-36 on page 366 shows an example of a 32-bit capture timing.




Figure 10-35 Basic Flow of 32-bit Capture Mode




Figure 10-36 Basic Timing of 32-bit Capture Mode

Note m = 0, 2
n = 1, 3

As the 32-bit resolution is achieved by cascading two individual TAA, a direct read of the 32-bit capture value is not possible. To ensure that the data is not corrupted during read operation, the following procedure for reading needs to be followed:




Figure 10-37 Flow of 32-bit Read (Capture or Counter Value)

Disabling the capture interrupt (INTTAAmCCR0/1) is not required if the read sequence is done in the interrupt service routine, as nesting of the same interrupt is not possible. However, if the read operation is done in a normal routine while the interrupt signal is also assigned to an interrupt service routine, disabling the interrupt is mandatory, otherwise corrupted data might be read.


The same flow can be used for reading the timer counter value. In this case the relevant interrupt which pending flags needs to be cleared and checked is INTTAAmOV. Please note that you can either read the upper 16-bit counter (TAAmCNT) and then the lower 16-bit counter (TAAmCNT) or vice versa. While both methods work, the read values can be slightly different, as the count operation of the lower 16-bit counter continues while the upper 16-bit timer is read:

- When reading the upper 16-bit first, the lower 16-bit might be incremented during that read.
- When reading the lower 16-bit first, the value might be already “old” after reading the upper 16-bit.

The software programmer needs to decide which method is considered better for the application.

10.6.10 Capture operation on delayed input clock

If during capture operation the first capture event triggers before the first edge of the count clock occurs a value of FFFFH and not a value of 0000H may be stored in the TAAAnCCRM registers.



Chapter 11 16-Bit Interval Timer M

The microcontroller includes a 16-bit interval Timer M (TMM0).

11.1 Features

Timer M (TMM) supports only a clear & start mode. It does not support a free-running mode. To use Timer M in a manner equivalent to in the free-running mode, set the compare register to $FFFF_H$ and start the 16-bit counter. A match interrupt will occur when the timer overflows.

- Interval function
- Clock selection $\times 8$
- Simple counter $\times 1$

(The simple counter is a counter that does not use a counter read buffer. This counter cannot be read during timer count operation.)

- Simple compare $\times 1$

(The simple compare register is a register that does not use a compare write buffer. No data can be written to this compare register during timer count operation.)

- Compare match interrupt $\times 1$

11.2 Configuration

TMM consists of the following hardware.

Table 11-1 Configuration of TMM

Item	Configuration
Timer register	16-bit counter
Register	TMM0 compare register 0 (TM0CMP0)
Control register	TMM0 control register 0 (TM0CTL0)




Figure 11-1 Block diagram of Timer M

11.3 Timer M Registers

(1) TM0CMP0 - TMM0 compare register 0

The TM0CMP0 register is a 16-bit compare register.
This register can be read or written in 16-bit units.
Reset input clears this register to 0000_H.

Address:		FFFF F694H																R/W		Initial value	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
TM0CMP0																				R/W	
																				0000H	

Caution Changing the TM0CMP0 register contents is prohibited while the timer is operating (TM0CE = 1). Thus rewriting with the same value is permitted.

(2) TM0CTL0 - TMM0 control register 0

The TM0CTL0 register is an 8-bit register that controls the operation of TMM.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00_H.

Address: FFFF F690_H

Symbol	7	6	5	4	3	2	1	0	R/W	After reset
TM0CTL0	TM0CE	0	0	0	0	TM0CKS2	TM0CKS1	TM0CKS0	R/W	00 _H

Caution Changing the TM0CTL0.TM0CKS[2:0] bits is prohibited while the timer is operating (TM0CE = 1). Thus rewriting of these bits with the same value is permitted.

The TM0CTL.TM0CE bit can be changed at any time.

TM0CE	Control of operation of timer M0
0	Disable internal operating clock operation (asynchronously reset TMM0).
1	Enable internal operating clock operation.
The TM0CE bit controls the internal operating clock and asynchronously reset of TMM0. When this bit is cleared to 0, the internal operating clock of TMM is stopped, and TMM0 is asynchronously reset. When the TM0CE bit is set to 1, the internal operating clock is enabled within two input clocks, and the timer counts up.	

SELCNT0 register ^a	TM0CTL0 register			Selection of internal count clock		
SEL07 bit	TM0CKS2	TM0CKS1	TM0CKS0	Input	PRSI = 0	PRSI = 1
X	0	0	0	f _{XP1}	f _{XX}	f _{XX} /2
X	0	0	1	f _{XP1} /2	f _{XX} /2	f _{XX} /4
X	0	1	0	f _{XP1} /4	f _{XX} /4	f _{XX} /8
X	0	1	1	f _{XP1} /64	f _{XX} /64	f _{XX} /128
0	1	0	0	f _{XP1} /512	f _{XX} /512	f _{XX} /1024
1				f _{RH} /8		
X	1	0	1	INTWT		
X	1	1	0	f _{RL} /8		
X	1	1	1	f _{XT}		

^{a)} Refer to chapter "Clock Generator" on page 179 for details of SELCNT0 register.

Note PRSI can be set by the option bytes:

Refer to "Flash Memory" on page 259 for details.

Caution 1. Set TM0CKS2 to TM0CKS0 bits at TM0CE = 0. When the TM0CE bits is set from 0 to 1, the TM0CKS2 to TM0CKS0 bits can be set at the same time.
2. Set bit 6-3 to 0.

Note f_{xx} : Main system clock frequency
 f_{RL} : Low frequency internal oscillator clock frequency (240 KHz)
 f_{RH} : High frequency internal oscillator clock frequency (8 MHz)
 f_{XT} : Sub oscillator frequency

11.4 Operation

11.4.1 Interval timer mode

In the interval timer mode, a match interrupt signal (INTTM0EQ0) is output when the value of the 16-bit counter matches the value of TMM0 compare register 0 (TM0CMP0). At the same time, the counter is cleared to 0000_H and starts counting up.

When FFFF_H is set to the TM0CMP0 register, Timer M performs an operation similar to that in the free-running mode.




Figure 11-2 Timing of operation in interval timer mode

Caution To set M clocks as the interval period, set the TM0CMP0 register to $M - 1$.

11.4.2 Cautions

(1) Clock Generator and clock enable timing

Because the second clock is the first pulse of the timer count-up signal when the TM0CE bit is changed from 0 to 1, the timer counts one clock less.




Figure 11-3 Count operation start timing

Chapter 12 Timer AA Synchronous Operation

Timers AA have a timer synchronized operation function, also named tuned operation mode. Master timer and incorporated slave timers of the corresponding timer group (listed in *Table 12-1*) start and clock synchronously. When the master timer is cleared, the slave timers are cleared synchronously, too.

Table 12-1 Synchronous operation mode of timers

Master timer	Slave timer	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
TAA0	TAA1	√	√	√
TAA2	TAA3	√	√	√

Setup In the following the procedure is described how to set up the master and slave timer for synchronous operation. Exemplarily TAAm is used as the master timer, TAA_n is used as the slave timer.

- Slave timer setup
 - TAA_nCTL1.TAA_nSYE = 1: enable synchronous operation
 - TAA_nCTL1.TAA_nMD[2:0] = 101_B: free-running mode
 - TAA_nCCR0/1: set compare value
- Master timer setup:
 - TAA_mCTL1.TAA_mMD[2:0]
 - = 101_B: free-running mode
 - = 100_B: PWM mode
 - = 111_B: triangular wave PWM mode
 - TAA_mCCR0/1: set compare value
 - TAA_mCTL0.TAA_mC = 1: enable operation

Table 12-2 and *Table 12-3* show the timer modes that can be used in the synchronous operation mode.

Table 12-2 Timer modes usable in synchronous operation mode

Master timer	Slave timer	Free-running mode	PWM mode	Triangular wave PWM mode
TAA0	TAA1	√	√	×
TAA2	TAA3	√	√	×

Table 12-3 Timer output functions

Synch channel	Timer	Pin	Free-running mode		PWM mode		Triangular wave PWM mode	
			Synch OFF	Synch ON	Synch OFF	Synch ON	Synch OFF	Synch ON
Ch0	TAA0 (master)	TOAA00	Toggle	Toggle	Toggle	Toggle	N/A	N/A
		TOAA01	Toggle	Toggle	PWM	PWM	N/A	N/A
	TAA1 (slave)	TOAA10	Toggle	Toggle	Toggle	PWM	N/A	N/A
		TOAA11	Toggle	Toggle	PWM	PWM	N/A	N/A
Ch1	TAA2 (master)	TOAA20	Toggle	Toggle	Toggle	Toggle	N/A	N/A
		TOAA21	Toggle	Toggle	PWM	PWM	N/A	N/A
	TAA3 (slave)	TOAA30	Toggle	Toggle	Toggle	PWM	N/A	N/A
		TOAA31	Toggle	Toggle	PWM	PWM	N/A	N/A

The timing of transmitting data from the TAA_nCCR_m compare register to the CCR_m registers is as follows:

Free-Running mode:

Timing at which the CPU writes the registers ('anytime write').

PWM mode, triangular wave PWM mode:

Timing at which timer counter CCR0 and compare register TOAA_n0 of master timer match.

Chapter 13 Watch Timer Functions

13.1 Functions

The Watch Timer has the following functions.

- Watch Timer
- Interval timer

The Watch Timer and interval timer functions can be used at the same time.




Figure 13-1 Block diagram of Watch Timer

- Note**
1. The Prescaler3 output f_{BRG} is also used for CSIB0. For details refer to "Clock Generator" on page 179.
 2. f_{XT} : Sub oscillator frequency
 f_w : Watch Timer clock frequency
 INTWT: Watch Timer interrupt
 INTWTI: Interval timer interrupt

(1) Watch Timer

The Watch Timer generates interrupt requests (INTWT) at time intervals of 0.5 or 0.25 seconds by using the Sub oscillator (nominal $f_{XT} = 32.768$ KHz).

Caution When using a clock f_{BRG} obtained by dividing the main clock f_X by Prescaler3 as the Watch Timer count clock f_W , set the PRSM0 and PRSCM0 registers according to the main clock frequency that is used so as to obtain a divided clock frequency of 32.768 KHz.
If 32.768 KHz cannot be generated, a clock correction software is necessary to realize the watch function.

(2) Interval timer

The Watch Timer generates an interrupt request (INTWTI) at time intervals specified in advance.

Table 13-1 Interval time of interval timer

Interval Time	Operation at $f_W = f_{XT} = 32.768$ KHz
$2^4 \times 1/f_W$	488 μ s
$2^5 \times 1/f_W$	977 μ s
$2^6 \times 1/f_W$	1.95 ms
$2^7 \times 1/f_W$	3.91 ms
$2^8 \times 1/f_W$	7.81 ms
$2^9 \times 1/f_W$	15.6 ms
$2^{10} \times 1/f_W$	31.2 ms
$2^{11} \times 1/f_W$	62.5 ms

Note f_W : Watch Timer clock frequency
 f_{XT} : Sub oscillator frequency

13.2 Configuration

The Watch Timer consists of the following hardware.

Table 13-2 Configuration of Watch Timer

Item	Configuration
Counter	5 bits \times 1
Prescaler	11 bits \times 1
Control register	Watch Timer operation mode register (WTM)

13.3 Control Registers

The Watch Timer operation mode register (WTM) controls the Watch Timer. Before operating the Watch Timer, set the count clock and the interval time.

(1) WTM - Watch Timer operation mode register

The WTM register enables or disables the count clock and operation of the Watch Timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFF680H

	7	6	5	4	3	2	1	0
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0

WTM7	WTM6	WTM5	WTM4	Selection of watch timer interrupt time
0	0	0	0	$2^4/f_w$ (488 μ s: $f_w = f_{XT}$)
0	0	0	1	$2^5/f_w$ (977 μ s: $f_w = f_{XT}$)
0	0	1	0	$2^6/f_w$ (1.95 ms: $f_w = f_{XT}$)
0	0	1	1	$2^7/f_w$ (3.91 ms: $f_w = f_{XT}$)
0	1	0	0	$2^8/f_w$ (7.81 ms: $f_w = f_{XT}$)
0	1	0	1	$2^9/f_w$ (15.6 ms: $f_w = f_{XT}$)
0	1	1	0	$2^{10}/f_w$ (31.3 ms: $f_w = f_{XT}$)
0	1	1	1	$2^{11}/f_w$ (62.5 ms: $f_w = f_{XT}$)
1	0	0	0	$2^4/f_w$ (488 μ s: $f_w = f_{BRG}$)
1	0	0	1	$2^5/f_w$ (977 μ s: $f_w = f_{BRG}$)
1	0	1	0	$2^6/f_w$ (1.95 ms: $f_w = f_{BRG}$)
1	0	1	1	$2^7/f_w$ (3.90 ms: $f_w = f_{BRG}$)
1	1	0	0	$2^8/f_w$ (7.81 ms: $f_w = f_{BRG}$)
1	1	0	1	$2^9/f_w$ (15.6 ms: $f_w = f_{BRG}$)
1	1	1	0	$2^{10}/f_w$ (31.2 ms: $f_w = f_{BRG}$)
1	1	1	1	$2^{11}/f_w$ (62.5 ms: $f_w = f_{BRG}$)

Note f_{XT} : Sub oscillator frequency
 f_{BRG} : Prescaler3 output frequency
 f_w : Watch timer clock frequency

WTM7	WTM3	WTM2	Selection of set time of watch flag
0	0	0	$2^{14}/f_W$ (0.5 s: $f_W = f_{XT}$)
0	0	1	$2^{13}/f_W$ (0.25 s: $f_W = f_{XT}$)
0	1	0	$2^5/f_W$ (977 μ s: $f_W = f_{XT}$)
0	1	1	$2^4/f_W$ (488 μ s: $f_W = f_{XT}$)
1	0	0	$2^{14}/f_W$ (0.5 s: $f_W = f_{BRG}$)
1	0	1	$2^{13}/f_W$ (0.25 s: $f_W = f_{BRG}$)
1	1	0	$2^5/f_W$ (977 μ s: $f_W = f_{BRG}$)
1	1	1	$2^4/f_W$ (488 μ s: $f_W = f_{BRG}$)

WTM1	Control of 5-bit counter operation
0	Clears after operation stops
1	Starts

WTM0	Watch timer operation enable
0	Stops operation (clears both prescaler and 5-bit counter)
1	Enables operation

Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

- Note**
1. f_W : Watch Timer clock frequency
 2. Values in parentheses apply to operation with $f_W = 32.768$ KHz

13.4 Operation

13.4.1 Operation as Watch Timer

The Watch Timer generates an interrupt request at fixed time intervals. The Watch Timer operates using time intervals of 0.5 or 0.25 seconds with the Sub oscillator (32.768 KHz).

The count operation starts when the WTM1 and WTM0 bits of the WTM register are set to 11. When the WTM0 bit is cleared to 0, the 11-bit prescaler and 5-bit counter are cleared and the count operation stops.

The time of the Watch Timer can be adjusted by clearing the WTM1 bit to 0 and then the 5-bit counter. At this time, an error of up to 15.6 ms may occur.

The interval timer may be cleared by clearing the WTM0 bit to 0. However, because the 5-bit counter is cleared at the same time, an error of up to 0.5 seconds may occur when the Watch Timer overflows (INTWT).

13.4.2 Operation as interval timer

The Watch Timer can also be used as an interval timer that repeatedly generates an interrupt at intervals specified by a preset count value.

The interval time can be selected by the WTM4 to WTM7 bits of the WTM register.

Table 13-3 Interval time of itimer

WTM7	WTM6	WTM5	WTM4	Interval Time	
0	0	0	0	$2^4 \times 1/f_w$	488 μ s (operating at $f_w = f_{XT} = 32.768$ KHz)
0	0	0	1	$2^5 \times 1/f_w$	977 μ s (operating at $f_w = f_{XT} = 32.768$ KHz)
0	0	1	0	$2^6 \times 1/f_w$	1.95 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
0	0	1	1	$2^7 \times 1/f_w$	3.91 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
0	1	0	0	$2^8 \times 1/f_w$	7.81 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
0	1	0	1	$2^9 \times 1/f_w$	15.6 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
0	1	1	0	$2^{10} \times 1/f_w$	31.3 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
0	1	1	1	$2^{11} \times 1/f_w$	62.5 ms (operating at $f_w = f_{XT} = 32.768$ KHz)
1	0	0	0	$2^4 \times 1/f_w$	488 μ s (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	0	0	1	$2^5 \times 1/f_w$	977 μ s (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	0	1	0	$2^6 \times 1/f_w$	1.95 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	0	1	1	$2^7 \times 1/f_w$	3.91 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	1	0	0	$2^8 \times 1/f_w$	7.81 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	1	0	1	$2^9 \times 1/f_w$	15.6 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	1	1	0	$2^{10} \times 1/f_w$	31.3 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)
1	1	1	1	$2^{11} \times 1/f_w$	62.5 ms (operating at $f_w = f_{BRG} = 32.768$ KHz)

Note f_w : Watch Timer clock frequency
 f_{XT} : Sub oscillator frequency
 f_{BRG} : Prescaler3 output frequency




Figure 13-2 Operation Timing of Watch Timer/Interval Timer

Note f_w : Watch Timer clock frequency
 Values in parentheses apply to operation with count clock $f_w = 32.768$ KHz.
 n : Number of interval timer operations

13.4.3 Cautions

The following time is required before the first Watch Timer interrupt request signal (INTWT) is generated after operation is enabled (WTM1 and WTM0 bits of WTM register = 1).

It takes 0.515625 seconds for the first INTWT signal to be generated

($2^9 \times 1/32768 = 0.015625$ s longer).

The INTWT signal is then generated every 0.5 seconds.




Figure 13-3 Example of generation of Watch Timer interrupt request signal (INTWT) (when interrupt period = 0.5 s)

Chapter 14 Watchdog Timer 2

14.1 Functions

Watchdog Timer 2 has the following functions.

- Default-start Watchdog Timer
- Reset mode:
Reset operation upon overflow of Watchdog Timer 2 (generation of WDT2RES signal)
- Non-maskable interrupt request mode:
NMI operation upon overflow of Watchdog Timer 2 (generation of INTWDT2 signal)
- Input selectable from main clock and 240 KHz internal oscillator as the source clock

-
- Caution**
1. Watchdog Timer 2 is automatically started after reset release. Source clock is a 240 KHz internal oscillator.
 2. By flash mask option, operation of WDT2 can be set fixed to 240 KHz internal oscillator source clock and reset mode. Only the interval time can be changed. Changing of clock source and operation mode is not possible.
 3. In case WDT2 shall not be used or clock source and operation mode shall be changed, flash mask option should not be set for fixing 240 KHz internal oscillator source clock and reset mode.
In this case, after reset, the settings should be changed before the first WDT2 overflow. Alternatively WDT2 should be cleared once, and required changes should be performed within the next interval time.
 4. The WDTM2 register can be written only once after reset. Even if the default setting of WDTM2 shall not be changed, it is recommended to once write the default value to WDTM2 in order to activate the write protection mechanism.
 5. The RETI instruction can not be used to restore from the interrupt service routine of the non-maskable INTWDT2. Therefore a system reset must be performed after completion of the INTWDT2 service routine.
-




Figure 14-1 Block diagram of Watchdog Timer 2

Note

- f_x : Oscillation frequency
- f_{RL} : Internal oscillator clock frequency
- INTWDT2: Non-maskable interrupt request signal from Watchdog Timer 2
- WDT2RES: Watchdog Timer 2 reset signal

14.2 Configuration

Watchdog Timer 2 consists of the following hardware.

Table 14-1 Configuration of Watchdog Timer 2

Item	Configuration
Control registers	Watchdog Timer mode register 2 (WDTM2) Watchdog Timer enable register (WDTE)

14.3 Control Registers

(1) WDTM2 - Watchdog Timer 2 mode register

The WDTM2 register sets the operation mode, operation clock and overflow time of Watchdog Timer 2.

Access The register can be read/written in 8-bit units.
This register can be read any number of times, but it can be written only once following reset release.

Address FFFF F6D0_H

Initial Value 67_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	WDM21	WDM20	WDCS24	WDCS23	WDCS22	WDCS21	WDCS20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 14-2 Selection of operation mode

WDM21	WDM20	Function
0	0	Stops operation
0	1	Non-maskable interrupt request mode (generation of INTWDT2)
1	x	Reset mode (generation of RESWDT2)

Table 14-3 Watchdog Timer 2 Clock Selection

WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected clock period	240 KHz (typ.)	
0	0	0	0	0	$2^{12}/f_{RL}$	17.1 ms	
0	0	0	0	1	$2^{13}/f_{RL}$	34.1 ms	
0	0	0	1	0	$2^{14}/f_{RL}$	68.3 ms	
0	0	0	1	1	$2^{15}/f_{RL}$	136.5 ms	
0	0	1	0	0	$2^{16}/f_{RL}$	273.1 ms	
0	0	1	0	1	$2^{17}/f_{RL}$	546.1 ms	
0	0	1	1	0	$2^{18}/f_{RL}$	1,092.3 ms	
0	0	1	1	1	$2^{19}/f_{RL}$ (default)	2,184.5 ms	
						$f_x = 4 \text{ MHz}$	$f_x = 16 \text{ MHz}$
0	1	0	0	0	$2^{16}/f_x$	16.4 ms	4.1 ms
0	1	0	0	1	$2^{17}/f_x$	32.8 ms	8.2 ms
0	1	0	1	0	$2^{18}/f_x$	65.5 ms	16.4 ms
0	1	0	1	1	$2^{19}/f_x$	131.1 ms	32.8 ms
0	1	1	0	0	$2^{20}/f_x$	262.1 ms	65.3 ms
0	1	1	0	1	$2^{21}/f_x$	524.3 ms	131.1 ms
0	1	1	1	0	$2^{22}/f_x$	1,048.6 ms	262.2 ms
0	1	1	1	1	$2^{23}/f_x$	2,097.2 ms	524.3 ms
1	×	×	×	×	Stop		

- Caution**
1. If the WDTM2 register is rewritten twice after reset, an overflow signal is forcibly generated. If the Watchdog Timer has stopped operation, WDTM2 can be written several times without generating an overflow.
 2. To stop WDT2 securely,
 - stop the internal oscillator by RCM.RSTOP = 1
(must be permitted by flash mask options)
 - set WDTM2 = 1F_H
 3. In order to ensure that the Watchdog Timer does not overflow, and thus generate a watchdog event, during the register settings are changed, write to WDTE first for restarting the timer.

(2) WDTE - Watchdog Timer enable register

The counter of Watchdog Timer 2 is cleared and counting restarted by writing AC_H to the WDTE register.

Access The register can be read/written in 8-bit units.

Address $FFFF\ F6D1_H$

Initial Value $9A_H$. The register is initialized by any reset.

7	6	5	4	3	2	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

-
- Caution**
1. When a value other than AC_H is written to the WDTE register, an overflow signal is forcibly output.
 2. When a 1-bit memory manipulation instruction is executed for the WDTE register, an overflow signal is forcibly output.
 3. The read value of the WDTE register is $9A_H$ (which differs from written value AC_H).
-

14.4 Watchdog Timer Operation

Watchdog Timer 2 automatically starts in the reset mode after reset is released.

The WDTM2 register can be written only once following reset using byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using an 8-bit memory manipulation instruction. After this, the operation of watchdog timer 2 cannot be stopped/changed again.

The WDCS24 to WDCS20 bits of the WDTM2 register are used to select the watchdog timer 2 loop detection time interval.

Writing AC_H to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again.

After the count operation has started, write AC_H to WDTE within the loop detection time interval.

If the time interval expires without AC_H being written to the WDTE register, a reset signal (WDT2RES) or a non-maskable interrupt request signal (INTWDT2) is generated, depending on the set values of the WDM21 and WDM20 bits of the WDTM2 register.

When not using watchdog timer 2, write $1FH$ to the WDTM2 register.

If the non-maskable interrupt request mode is set, execution cannot return from non-maskable interrupt servicing by using the RETI instruction. Therefore, execute system reset after completion of interrupt servicing.

14.5 Watchdog Timer Operation in Power Save Mode

If the Watchdog Timer overflows while the device is in power save mode, following procedures take place:

- Watchdog Timer in reset operation mode (WDTM2.WDM21 = 1):
A device RESET is executed.
- Watchdog Timer in NMI operation mode (WDTM2.WDM2[1:0] = 01_B):
The NMI is not served, the device wakes up from power save mode and continues with normal operation.

Chapter 15 Asynchronous Serial Interface (UARTD)

The V850ES/Fx3-L microcontrollers have following instances of the Universal Asynchronous Serial Interface UARTD:

UARTD	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
Instances	2		3
Names	UARTD0 to UART1		UARTD0 to UART2

Throughout this chapter, the individual instances of UARTD are identified by “n”, for example, UDnCTL0 for the UARTDn control register 0.

15.1 Features

- Transfer rate: 300 bps to 1500 kbps (using dedicated baud rate generator)
- Full-duplex communication:
 - Internal UARTD receive data register n (UDnRX)
 - Internal UARTD transmit data register n (UDnTX)
- 2-pin configuration:
 - TXDDn: Transmit data output pin
 - RXDDn: Receive data input pin
- Reception error and status output function
 - Parity error
 - Framing error
 - Overrun error
 - Data consistency error
 - SBF receive error
- Interrupt sources: 3
 - Reception complete interrupt (INTUDnR):

This interrupt occurs upon transfer of receive data from the shift register to receive buffer register n after serial transfer completion, in the reception enabled status.
 - Transmission enable interrupt (INTUDnT):

This interrupt occurs upon transfer of transmit data from the transmit buffer register to the shift register in the transmission enabled status.
 - Status interrupt (INTUDnS):

This interrupt occurs upon reception of erroneous data and the data consistency and SBF reception during LIN communication.
- Character length: 7, 8 bits
- Parity function: odd, even, 0, none
- Transmission stop bit: 1, 2 bits

- On-chip dedicated baud rate generator
- MSB-/LSB-first transfer selectable
- Transmit/receive data inverted input/output possible
- 13 to 20 bits selectable for the SBF (Sync Break Field) in the LIN (Local Interconnect Network) communication format
 - Recognition of 11 bits or more possible for SBF reception in LIN communication format
 - SBF reception flag provided
- SBF reception can be detected during data communication.
- Bus monitor function to keep data consistency of the transmit data

15.2 Configuration

The block diagram of the UARTDn is shown below.




Figure 15-1 Block diagram of Asynchronous Serial Interface UARTDn

Note For the configuration of the baud rate generator, see *Figure 15-11* on page 419.

UARTDn consists of the following hardware units.

Table 15-1 Configuration of UARTDn

Item	Configuration
Registers	UARTDn control register 0 (UDnCTL0) UARTDn control register 1 (UDnCTL1) UARTDn control register 2 (UDnCTL2) UARTDn option control register 0 (UDnOPT0) UARTDn status register (UDnSTR) UARTDn receive shift register UARTDn receive data register (UDnRX) UARTDn transmit shift register UARTDn transmit data register (UDnTX)

(1) UARTDn control register 0 (UDnCTL0)

The UDnCTL0 register is an 8-bit register used to specify the UARTDn operation.

(2) UARTDn control register 1 (UDnCTL1)

The UDnCTL1 register is an 8-bit register used to select the input clock for the UARTDn.

(3) UARTDn control register 2 (UDnCTL2)

The UDnCTL2 register is an 8-bit register used to control the baud rate for the UARTDn.

(4) UARTDn option control register 0 (UDnOPT0)

The UDnOPT0 register is an 8-bit register used to control the serial transfer for the UARTDn.

(5) UARTDn option control register 1 (UDnOPT1)

The UDnOPT1 register is an 8-bit register used to control the serial transfer for the UARTDn.

(6) UARTDn status register (UDnSTR)

The UDnSTRn register consists of flags indicating the error contents when a reception error occurs, the inconsistency between transmit and receive data and successful SBF reception during LIN communication. Each one of the reception error flags is set (to 1) upon occurrence of a reception error and is reset (to 0) by reading the UDnSTR register.

(7) UARTDn receive shift register

This is a shift register used to convert the serial data input to the RXDDn pin into parallel data. Upon reception of 1 byte of data and detection of the stop bit, the receive data is transferred to the UDnRX register.

This register cannot be manipulated directly.

(8) UARTDn receive data register (UDnRX)

The UDnRX register is an 8-bit register that holds receive data. When 7 characters are received, 0 is stored in the highest bit (when data is received LSB first).

In the reception enabled status, receive data is transferred from the UARTDn receive shift register to the UDnRX register in synchronization with the completion of shift-in processing of 1 frame.

Transfer to the UDnRX register also causes the reception complete interrupt request signal (INTUDnR) to be output.

(9) UARTDn transmit shift register

The transmit shift register is a shift register used to convert the parallel data transferred from the UDnTX register into serial data.

When 1 byte of data is transferred from the UDnTX register, the shift register data is output from the TXDDn pin.

This register cannot be manipulated directly.

(10) UARTDn transmit data register (UDnTX)

The UDnTX register is an 8-bit transmit data buffer. Transmission starts when transmit data is written to the UDnTX register. When data can be written to the UDnTX register (when data of one frame is transferred from the UDnTX register to the UARTDn transmit shift register), the transmission enable interrupt request signal (INTUDnT) is generated.

15.3 UARTD Registers

(1) UDnCTL0 - UARTDn control register 0

The UDnCTL0 register is an 8-bit register that controls the UARTDn serial transfer operation.

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 10H.

UD2CTL0 FFFFFFFA20H, UD3CTL0 FFFFFFFA30H,
UD4CTL0 FFFFFFFA40H, UD5CTL0 FFFFFFFA50H
UD6CTL0 FFFFFFFA60H, UD7CTL0 FFFFFFFA70H

	7	6	5	4	3	2	1	0
UDnCTL0	UDnPWR	UDnTXE	UDnRXE	UDnDIR	UDnPS1	UDnPS0	UDnCL	UDnSL

UDnPWR	UARTDn operation control
0	Disable UARTDn operation (UARTDn reset asynchronously)
1	Enable UARTDn operation
The UARTDn operation is controlled by the UDnPWR bit. The TXDDn pin output is fixed to high level by clearing the UDnPWR bit to 0 (fixed to low level if UDnOPT0.UDnTDL bit = 1).	

UDnTXE	Transmission operation enable
0	Disable transmission operation
1	Enable transmission operation
<ul style="list-style-type: none"> To start transmission, set the UDnPWR bit to 1 and then set the UDnTXE bit to 1. To stop transmission clear the UDnTXE bit to 0 and then UDnPWR bit to 0. To initialize the transmission unit, clear the UDnTXE bit to 0, wait for two cycles of the base clock, and then set the UDnTXE bit to 1 again. 	

UDnRXE	Reception operation enable
0	Disable reception operation
1	Enable reception operation
<ul style="list-style-type: none"> To enable reception, set the UDnPWR bit to 1 and then set the UDnRXE bit to 1. To stop reception, clear the UDnRXE bit to 0 and then UDnPWR bit to 0. To initialize the reception unit, clear the UDnRXE bit to 0, wait for two periods of the base clock, and then set the UDnRXE bit to 1 again. <p>The reception is enabled after the UDnRXE bit is set to 1 and two cycles of base clock have passed.</p> <p>The rising edge detection of the RXDD pin is enabled after the UDnRXE bit is set to 1 and four cycles of the base clock have passed.</p>	

UDnDIR	Transfer direction selection
0	MSB-first transfer
1	LSB-first transfer
This register can be rewritten only when the UDnPWR bit = 0 or the UDnTXE bit = the UDnRXE bit = 0. When the transmission/reception is performed in the LIN format, set the UDnDIR bit to 1.	

UDnPS1	UDnPS0	Parity selection during transmission	Parity selection during reception
0	0	No parity output	Reception with no parity
0	1	0 parity output	Reception with 0 parity
1	0	Odd parity output	Odd parity check
1	1	Even parity output	Even parity check
<ul style="list-style-type: none"> This register is rewritten only when the UDnPWR bit = 0 or the UDnTXE bit = the UDnRXE bit = 0. If "Reception with 0 parity" is selected during reception, a parity check is not performed. Therefore, since the UDnSTR.UDnPE bit is not set, no error interrupt is output. When transmission and reception are performed in the LIN format, clear the UDnPS1 and UDnPS0 bits to 00. 			

UDnCL	Specification of data character length of 1 frame of transmit/receive data
0	7 bits
1	8 bits
<ul style="list-style-type: none"> This register can be rewritten only when the UDnPWR bit = 0 or the UDnTXE bit = the UDnRXE bit = 0. When the transmission/reception is performed in the LIN format, set the UDnCL bit to 1. 	

UDnSL	Specification of length of stop bit for transmit data
0	1 bit
1	2 bits
This register can be rewritten only when the UDnPWR bit = 0 or the UDnTXE bit = the UDnRXE bit = 0.	

Note For details of parity, see *"Parity types and operations"* on page 416.

(2) UDnCTL1- UARTDn control register 1

For details, see *"UDnCTL1 - UARTDn control register 1"* on page 420.

(3) UDnCTL2 - UARTDn control register 2

For details, see *"UDnCTL2 - UARTDn control register 2"* on page 421.

(4) UDnOPT0 - UARTDn option control register 0

The UDnOPT0 register is an 8-bit register that controls the serial transfer operation of the UARTDn register.

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 14H..

After reset: 04H

Address: UD0OPT0: FFFFFFFA03, UD1OPT0: FFFFFFFA13
UD2OPT0: FFFFFFFA23, UD3OPT0: FFFFFFFA33
UD4OPT0: FFFFFFFA43, UD5OPT0: FFFFFFFA53
UD6OPT0: FFFFFFFA63, UD7OPT0: FFFFFFFA73

	7	6	5	4	3	2	1	0
UDnOPT0	UDnSRF	UDnSRT	UDnSTT	UDnSLS2	UDnSLS1	UDnSLS0	UDnTDL	UDnRDL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

UDnSRF	SBF reception flag
0	When the UDnCTL0.UDnPWR bit = UDnCTL0.UDnRXE bit = 0 are set. Also upon normal end of SBF reception.
1	During SBF reception.
<ul style="list-style-type: none"> SBF (Sync Brake Field) reception is judged during LIN communication. The UDnSRF bit is held at 1 when an SBF reception error occurs, and then if the SBF reception is started again and ended normally, the UDnSRF bit is cleared to 0. Clearing by the instruction is disabled. UDnSRF bit is read-only. <p>When the UDnSRF = 1, the judgment process that SBF reception ended normally differs depending on the values of the SBF reception mode selection bit (UDnSRS). If the UDnSRS bit = 0, when any high level inputs including noises are applied to the reception input data even only for a second, the judgment of whether the low level period is more than 11 bits or not is executed. If the UDnSRS bit = 1, the received input data is sampled along with the set baud rate and when the low level period is 11 bits or more, it is judged as the successful SBF reception.</p>	

UDnSRT	SBF reception trigger
0	-
1	SBF reception trigger.
<ul style="list-style-type: none"> This is the SBF reception trigger bit during LIN communication, and when read, "0" is always read. For SBF reception, set the UDnSRT bit (to 1) to enable SBF reception. Set the UDnSRT bit after setting the UDnCTL0.UDnPWR bit and UDnCTL0.UDnRXE bit = 1. The UDnSRT bit can be set during the reception but the reception is aborted. The updating of the status flag, output of the interrupt request flag, and the data saving are not performed so the receive data set during the reception is not guaranteed. After the UDnSRT bit is set, re-setting of the UDnSRT bit is disabled until the SBF reception is succeeded, UDnSRF is cleared, and the interrupt request signal is fallen. The detection of the SBF reception starts at the next falling edge of the reception input data. If the UDnSRT is set during the SBF reception, the SBF cannot be received, so other reception operations are not performed until the next SBF reception is succeeded. 	

UDnSTT	SBF transmission trigger
0	-
1	SBF transmission trigger ^{Note} .
<ul style="list-style-type: none"> This is the SBF transmission trigger bit during LIN communication, and when read, "0" is always read. Set the UDnSTT bit after setting the UDnPWR bit = UDnTXE bit = 1. 	

- Note**
- To cancel the SBF reception enable status without receiving the SBF, set the UDnPWR bit = 0 or UDnRXE bit = 0.
 - The confirmation method of SBF receive completion while the UDnSRT bit is set depends on the values of the SBF reception mode selection bit (UDnSRS). If the UDnSRS bit is cleared to 0, it is confirmed by receive completion interrupt which is detected after the setting of the SBF reception trigger bit.
If the UDnSRS bit is set to 1, it is confirmed by whether the SBF receive success flag (UDnSSF) is 1 when status interrupt is detected after the setting of the SBF reception trigger bit. It can also be confirmed by the UDnSRF bit = 0 after the receive interrupt or the status interrupt is detected. In any case, after the SBF reception is completed, the UART normal reception is operated at the next reception.
 - Data transmission while UDnDCS bit = 1 during UDnSRF bit = 1 is prohibited. However, the SBF transmission is enabled.

Before starting the SBF transmission by UDnOPT0.UDnSTT=1 make sure that no data transfer is ongoing, that means check that UDnSTR.UDnTSF=0.

UDnSLS2	UDnSLS1	UDnSLS0	SBF transmit length selection
1	0	1	13-bit output (reset value)
1	1	0	14-bit output
1	1	1	15-bit output
0	0	0	16-bit output
0	0	1	17-bit output
0	1	0	18-bit output
0	1	1	19-bit output
1	0	0	20-bit output
This register can be set when the UDnPWR bit = 0 or when the UDnTXE bit = 0.			

UDnTDL	Transmit data level bit
0	Normal output of transfer data
1	Inverted output of transfer data
<ul style="list-style-type: none"> The output level of the TXDDn pin can be inverted using the UDnTDL bit. This register can be set when the UDnPWR bit = 0 or when the UDnTXE bit = 0. 	

UDnRDL	Receive data level bit
0	Normal input of transfer data
1	Inverted input of transfer data
<ul style="list-style-type: none"> The output level of the RXDDn pin can be inverted using the UDnRDL bit. This register can be set when the UDnPWR bit = 0 or the UDnRXE bit = 0. 	

- Note** The UDnTDL bit control inverts the TXDDn output level regardless of the values of the UDnPWR and UDnTXE bits. Therefore, if the UDnTDL bit is set to 1 while the operation is disabled, the TXDDn outputs the low level.

(5) UDnOPT1 - UARTDn option control register 1

The UDnOPT1 register is an 8-bit register that controls the serial transfer operation of the UARTDn register.

This register can be read or written in 8-bit units.

Reset input sets this register to 00H.

After reset: 00H

Address: UD0OPT1: FFFFFFFA05, UD1OPT1: FFFFFFFA15
UD2OPT1: FFFFFFFA25, UD3OPT1: FFFFFFFA35
UD4OPT1: FFFFFFFA45, UD5OPT1: FFFFFFFA55
UD6OPT1: FFFFFFFA65, UD7OPT1: FFFFFFFA75

	7	6	5	4	3	2	1	0
UDnOPT1	0	0	0	0	0	0	UDnSRS	UDnDCS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

UDnSRS	SBF reception mode selection bit
0	A new SBF can't be detected while the communication is in progress. When the low level is detected at the stop bit position, it is recognized as framing error.
1	A new SBF can be detected while the communication is in progress. When the low level is detected at the stop bit position a waiting state is generated until high level is detected. When the width of the low level is 11 bits or more, it is recognized as new SBF.

- Note**
1. This bit should only be set when the LIN communication is used. Otherwise set this bit to 0.
 2. When this bit is set to 1, it is necessary to set UD0DCS to 1.

UDnDCS	Data consistency check selection bit
0	Data consistency is not checked
1	Data consistency is checked
When data is transmitted using the LIN protocol, this bit selects the handling of the consistency checking of data. When UDnDCS = 1 the transmitted data and received data are compared and the mismatch is detected. In that case a status interrupt request signal (UDTIS) is generated.	

- Note**
1. This bit should only be set when the LIN communication is used. Otherwise set this bit to 0.
 2. When this bit is used, the data bit length doesn't prohibit the eight bit fixation and the addition of the parity bit.

(6) UDnSTR - UARTDn status register

The UDnSTR register is an 8-bit register that displays the UARTDn transfer status and reception error contents.

This register can be read or written in 8-bit or 1-bit units, but the UDnTSF bit is a read-only bit, while the UDnSSF, UDnDCE, UDnPE, UDnFE, and UDnOVE bits can both be read and written. However, these bits can only be cleared by writing 0; they cannot be set by writing 1 (even if 1 is written to them, the value is retained).

The initialization conditions are shown below.

Register/Bit	Initialization conditions
UDnSTR register	<ul style="list-style-type: none"> Reset UDnCTL0.UDnPWR = 0
UDnSSF	<ul style="list-style-type: none"> UDnCTL0.UDnRXE = 0 UDnOPT1.UDnSRS = 0
UDnDCE	<ul style="list-style-type: none"> UDnCTL0.UDnRXE = 0 UDnOPT1.UDnDCS = 0
UDnTSF bit	<ul style="list-style-type: none"> UDnCTL0.UDnTXE = 0
UDnPE, UDnFE, UDnOVE bits	<ul style="list-style-type: none"> 0 write UDnCTL0.UDnRXE = 0

Note To clear the status flag, use a 1-bit manipulation instruction or write the inverted value of the read value using a 8-bit manipulation instruction to clear all bits together.

After reset: 00H Address: UD0STR: FFFFFFFA04, UD1STR: FFFFFFFA14
 UD2STR: FFFFFFFA24, UD3STR: FFFFFFFA34
 UD4STR: FFFFFFFA44, UD5STR: FFFFFFFA54
 UD6STR: FFFFFFFA64, UD7STR: FFFFFFFA74

	7	6	5	4	3	2	1	0
UDnSTR	UDnTSF	0	0	UDnSSF	UDnDCE	UDnPE	UDnFE	UDnOVE
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

UDnTSF	Transfer status flag
0	<ul style="list-style-type: none"> When the UDnPWR bit = 0 or the UDnTXE bit = 0 has been set. When, following transfer completion, there was no next data transfer from UDnTX register When there is no next transmit data at the UDnTX bit after the SBF transmission has been completed
1	<ul style="list-style-type: none"> Write to UDnTXB bit When the SBF transmission trigger bit (UDnSST) is set
<p>The UDnTSF bit is always 1 when performing continuous transmission. When initializing the transmission unit, check that the UDnTSF bit = 0 before performing initialization. The transmit data is not guaranteed when initialization is performed while the UDnTSF bit = 1.</p> <p>During the communication the UDnTSF bit is cleared after 2 clocks.</p>	

UDnSSF	SBF receive successful flag
0	When the UDnPWR bit = 1 or the UDnRXE bit = 0 or the UDnSRS bit = 0 or the UDnSSF bit = 0 has been set
1	When a consecutive low level (SBF) of 11 bits or more is received and the SBF reception mode bit UDnSRS has been set.
<p>When the SBF receive mode selection bit is set in LIN communication mode, it is necessary to read this bit by the status interrupt processing and to confirm the beginning of a new frame slot.</p> <p>This bit is maintained until 0 is written. It is always 0 for UD0SRS = 0.</p> <p>When 1 is written to this bit, the value is retained.</p>	

UDnDCE	Data consistency error flag
0	When the UDnPWR bit = 0 or the UDnTXE bit = 0 or the UDnDCS bit = 0 or UDnDCE bit = 0 has been set.
1	This bit is set when the transmit data is not consistent to receive data in LIN communication mode.
<p>The send data is compared with the receive data when data is transmitted in LIN communication mode. When a mismatch is detected, this bit becomes 1.</p> <p>The bit is maintained until 0 is written. It is always 0 for UD0DCS = 0.</p> <p>When 1 is written to this bit, the value is retained.</p>	

UDnPE	Parity error flag
0	<ul style="list-style-type: none"> When the UDnPWR bit = 0 or the UDnRXE bit = 0 has been set. When 0 has been written
1	When parity of data and parity bit do not match during reception.
<ul style="list-style-type: none"> The operation of the UDnPE bit is controlled by the settings of the UDnCTL0.UDnPS1 and UDnCTL0.UDnPS0 bits. The UDnPE bit can be read and written, but it can only be cleared by writing 0 to it, and it cannot be set by writing 1 to it. When 1 is written to this bit, the value is retained. 	

UDnFE	Framing error flag
0	<ul style="list-style-type: none"> When the UDnPWR bit = 0 or the UDnRXE bit = 0 has been set When 0 has been written
1	When no stop bit is detected during reception
<ul style="list-style-type: none"> Only the first bit of the receive data stop bits is checked, regardless of the value of the UDnCTL0.UDnSL bit. The UDnFE bit can be both read and written, but it can only be cleared by the value is retained writing 0 to it, and it cannot be set by writing 1 to it. When 1 is written to this bit. 	

UDnOVE	Overrun error flag
0	<ul style="list-style-type: none"> When the UDnPWR bit = 0 or the UDnRXE bit = 0 has been set. When 0 has been written
1	When receive data has been set to the UDnRXB register and the next receive operation is completed before that receive data has been read
<ul style="list-style-type: none"> When an overrun error occurs, the data is discarded without the next receive data being written to the receive buffer. The UDnOVE bit can be both read and written, but it can only be cleared by writing 0 to it. When 1 is written to this bit, the value is retained 	

(7) UDnRX - UARTDn receive data register

The UDnRX register is an 8-bit buffer register that stores parallel data converted by the receive shift register.

The data stored in the receive shift register is transferred to the UDnRX register upon completion of reception of 1 byte of data.


During LSB-first reception when the data length has been specified as 7 bits, the receive data is transferred to bits 6 to 0 of the UDnRX register and the MSB always becomes 0. During MSB-first reception, the receive data is transferred to bits 7 to 1 of the UDnRX register and the LSB always becomes 0.

When an overrun error (UDnOVE) occurs, the receive data at this time is not transferred to the UDnRX register and is discarded.

This register is read-only, in 8-bit units.

In addition to reset input, the UDnRX register can be set to FFH by clearing the UDnCTL0.UDnPWR bit to 0.

After reset: FFH R Address: UD0RX FFFFFFFA06H, UD1RX FFFFFFFA16H,
UD2RX FFFFFFFA26H, UD3RX FFFFFFFA36H ,
UD4RX FFFFFFFA46H


**(8) UDnTX - UARTDn transmit data register**

The UDnTX register is an 8-bit register used to set transmit data.

This register can be read or written in 8-bit units.

Reset input sets this register to FFH.

After reset: FFH R/W Address: UD0TX FFFFFFFA07H, UD1TX FFFFFFFA17H,
UD2TX FFFFFFFA27H, UD3TX FFFFFFFA37H,
UD4TX FFFFFFFA47H



When the transmission is enabled (UDnPWR = 1 and UDnTXE = 1) the write to the UDnTX register triggers the start of the transmission.

Be sure to execute the transmit data write during transmission after the transmission interrupt request (INTUDnT) is generated.

If the the next data is written before the transmission is completed the continuous transmission is enabled.

15.4 Interrupt Request Signals

The following three interrupt request signals are generated from UARTDn.

- Reception complete interrupt request signal (INTUDnR)
- Status interrupt request signal (INTUDnS)
- Transmission enable interrupt request signal (INTUDnT)

(1) Reception complete interrupt request signal (INTUDnR)

A reception complete interrupt request signal is output when data is shifted into the receive shift register and transferred to the UDnRX register in the reception enabled status.

In case of erroneous reception, the status interrupt INTUDnS is generated instead of INTUDnR.

No reception complete interrupt request signal is generated in the reception disabled status.

(2) Transmission enable interrupt request signal (INTUDnT)

If transmit data is transferred from the UDnTX register to the UARTDn transmit shift register with transmission enabled, the transmission enable interrupt request signal is generated.

(3) Status interrupt request signal (INTUDnS)

A status interrupt request is generated if an error condition occurred during reception, as reflected by UDnSTR.UDnPE (parity error flag), UDnSTR.UDnFE (framing error flag), UDnSTR.UDnOVE (overrun error flag), the data is not consistent between data transmit and data reception.

When the SBF reception mode selection bit is set in LIN communication mode (UDnSRS bit = 1), the status interrupt request signal is generated when a consecutive low level (SBF) of 11 bits or more is received.

15.5 Operation

15.5.1 Data format

Full-duplex serial data reception and transmission is performed.

As shown in the figures below, one data frame of transmit/receive data consists of a start bit, character bits, parity bit, and stop bit(s).


Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and specification of MSB/LSB-first transfer are performed using the UDnCTL0 register.

Moreover, control of UART output/inverted output for the TXDDn bit is performed using the UDnOPT0.UDnTDL bit.


- Start bit 1 bit
- Character bits 7 bits/8 bits
- Parity bit Even parity/odd parity/0 parity/no parity
- Stop bit 1 bit/2 bits

(1) UARTD transmit/receive data format


(a) 8-bit data length, LSB first, even parity, 1 stop bit, transfer data: 55H




(b) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H




- (c) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H, TXDDn inversion



- (d) 7-bit data length, LSB first, odd parity, 2 stop bits, transfer data: 36H



- (e) 8-bit data length, LSB first, no parity, 1 stop bit, transfer data: 87H



15.5.2 SBF transmission/reception format

The UARTD has an SBF (Sync Break Field) transmission/reception control function to enable use of the LIN function.

About LIN LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figure 15-2 and Figure 15-3 outline the transmission and reception manipulations of LIN.




Figure 15-2 LIN transmission manipulation outline

- Note**
1. The interval between each field is controlled by software.
 2. SBF output is performed by hardware. The output width is the bit length set by the UDnOPT0.UDnSBL2 to UDnOPT0.UDnSBL0 bits. If even finer output width adjustments are required, such adjustments can be performed using the UDnCTLn.UDnBRS7 to UDnCTLn.UDnBRS0 bits.
 3. 80H transfer in the 8-bit mode is substituted for the wakeup signal frame.

4. A transmission enable interrupt request signal (INTUDnT) is output at the start of each transmission. The INTUDnT signal is also output at the start of each SBF transmission.




Figure 15-3 LIN reception manipulation outline

- Note**
1. The wakeup signal is sent by the pin edge detector, UARTDn is enabled, and the SBF reception mode is set.
 2. Upon detection of the SBF reception of 11 or more bits, normal SBF reception end is judged. When the SBF reception mode selection bit (UDnSRS) is set to "0", the receive completion interrupt request signal (INTUDnR) is generated, and when the UDnSRS is set to "1", the status interrupt request signal (INTUDnS) is generated. Upon detection of SBF reception of less than 11 bits, an SBF reception error is judged, no interrupt signal is output, and the mode returns to the SBF reception mode.
 3. When SBF reception ends normally, if the SBF reception mode selection bit (UDnSRS) is "0", the receive completion interrupt request signal (INTUDnR) is generated, and if the UDnSRS is "1", the status interrupt request signal (INTUDnS) is generated and the SBF reception success flag (UDnSSF) is set. If the SBF reception trigger bit (UDnSRT) is "1", the error detection for the overrun, parity, and framing (UDnOVE, UDnPE, UDnFE) is not performed during the SBF reception. Moreover, the data transfer from the receive shift register to the receive data register (UDnRX) is not performed, either. At this time, the UDnRX holds the prior value.
 4. The RXDDn pin is connected to TI (capture input) of the timer, the transfer rate is calculated, and the baud rate error is calculated. The value of the UDnCTL2 register obtained by correcting the baud rate error after dropping UARTD enable is set again, causing the status to become the reception status.

5. Check-sum field distinctions are made by software. UARTDn is initialized following CSF reception, and the processing for setting the SBF reception mode again is performed by software. When the UDnSRS bit = 1, the SBF reception can be performed automatically without setting to the SBF reception mode again.

15.5.3 SBF transmission

When the UDnCTL0.UDnPWR bit = UDnCTL0.UDnTXE bit = 1, the transmission enabled status is entered, and SBF transmission is started by setting (to 1) the SBF transmission trigger (UDnOPT0.UDnSTT bit).

Thereafter, a low level the width of bits 13 to 20 specified by the UDnOPT0.UDnSLS2 to UDnOPT0.UDnSLS0 bits is output. A transmission enable interrupt request signal (INTUDnT) is generated upon SBF transmission start. Following the end of SBF transmission, the UDnSTT bit is automatically cleared. Thereafter, the UART transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to the UDnTX register, or until the SBF transmission trigger (UDnSTT bit) is set.




Figure 15-4 SBF transmission

15.5.4 SBF reception

The reception enabled status is achieved by setting the UDnCTL0.UDnPWR bit to 1 and then setting the UDnCTL0.UDnRX bit to 1.

The SBF reception wait status is set by setting the SBF reception trigger (UDnOPT0.UDnSTR bit) to 1.

In the SBF reception wait status, similarly to the UART reception wait status, the RXDDn pin is monitored and start bit detection is performed.


Following detection of the low level, reception is started and the internal counter counts up according to the set baud rate.

When a high level is received and if the SBF width is 11 or more bits, when SBF receiving mode selection bit (UDnSRS) is "0" the reception completion interrupt request signal (INTUDnR) is generated. When the UDnSRS bit is "1" the SBF reception success flag (UDnSSF) is set at the same time as generating a status interrupt request signal (INTUDnS). The UDnOPT0.UDnSRF bit is automatically cleared and SBF reception ends. Error detection for the UDnSTR.UDnOVE, UDnSTR.UDnPE, and UDnSTR.UDnFE


bits is suppressed and UART communication error detection processing is not performed. Moreover, data transfer of the UARTDn reception shift register and UDnRX register is not performed and FFH, the initial value, is held. If the SBF width is 10 or fewer bits, reception is terminated as error processing without outputting an interrupt, and the SBF reception mode is returned to. The UDnSRF bit is not cleared at this time.

The SBF mode can be selected between a single SBF receive mode and an any time SBF receive mode in the UDnOPT1 register (UDnOPT1.UDnSRS). The status of a successful reception of the SBF is shown by the UDnOPT1.UDnSRS bit in the UDnOPT1 register.

(a) Normal SBF reception (detection of stop bit in more than 10.5 bits)



(b) SBF reception error (detection of stop bit in 10.5 or fewer bits)



Note The UDnSRF bit is reset by setting the UDnSRT bit to "1", and cleared by normal SBF reception.

15.5.5 Data consistency check


The UARTD incorporates a data consistency check function to detect a mismatch between the transmit data written to transmit register (UDnTX) and the data on the bus when the device operates in master mode.

The data consistency is checked by comparing the transmit data in the transmit register (UDnTX) and the receive data in the receive register (UDnRX). In case of a mismatch the data consistency error flag (UDnSTR.UDnDCE) is set and a status interrupt request (INTUDnS) occurs.


The consistency check of the send data and the input data terminal level is done even if the reception is disabled (UDnRXE = 0) during sending. In that case also the reception completion interrupt request signal (INTUDnR), the UDnSSF, UDnFE, UDnOVE and the status interrupt request signal (INTUDnS) will not be generated as well. Receive data does not need to be read.

Refer to “UARTDn status register (UDnSTR)” on page 393 for details.

(a) Timing example of data consistency error (UDnSRF = 0)



(b) Timing example of data consistency error when there is a delay between transmit and receive operation




15.5.6 UART transmission

First, set the transmission enabled status by performing the following procedures.

- Specify the operation clock by the UARTD control register 1 (UDnCTL1)
- Specify the baud rate by the UARTD control register 2 (UDnCTL2)
- Specify the output logic level by the UARTD option control register 0 (UDnOPT0).
- Specify the transmit destination, parity, data character length, stop bit length by the UARTD control register 0 (UDnCTL0).
- Set the power bit and the transmission enabled bit (UDnPWR = 1, UDnTXE = 1)

Write of the transmit data to the transmission buffer register (UDnTX) starts transmission. The data which is saved in the UDnTX register is transferred to the transmit shift register (UDnTXS). Then, the start bit, parity bit, and stop bit are added and the data is output serially from the TXDDn to the data. Moreover, at the timing that the transfer to UDnTXS of the data stored in UDnTX is completed, a transmission interrupt request signal (INTUDnT) is generated.

Once INTUDnT is generated, the next data can be written to UDnTX.



Note LSB first

15.5.7 Continuous transmission procedure

UARTDn can write the next transmit data to the UDnTX register when the UARTDn transmit shift register starts the shift operation. The transmit timing of the UARTDn transmit shift register can be judged from the transmission enable interrupt request signal (INTUDnT).

An efficient communication rate is realized by writing the data to be transmitted next to the UDnTX register during transfer.

Caution During continuous transmission execution, perform initialization after checking that the UDnSTR.UDnTSF bit is 0. The transmit data cannot be guaranteed when initialization is performed while the UDnTSF bit is 1.




Figure 15-5 Continuous transmission processing flow




Figure 15-6 Continuous transmission operation timing—transmission start




Figure 15-7 Continuous transmission operation timing—transmission end

15.5.8 UART reception

First, set the reception enabled status by the next operations to monitor the RXDDn input and perform the start bit detection.

- Specify the operation clock by the UARTD control register 1 (UDnCTL1)
- Specify the baud rate by the UARTD control register 2 (UDnCTL2)
- Specify the output logic level by the UARTD option control register 0 (UDnOPT0)

- Specify the communication direction, parity, data character length, and stop bit length by the UARTD control register 0 (UDnCTL0).
- Set the power bit and the reception enabled bit (UDnPWR = 1, UDnRXE = 1).

When the sampling of the input level of the RXDDn pin is performed and the falling edge is detected, the data sampling of the RXDDn input is started. The start bit is recognized if the RXDDn pin is low level after the time of a half bit is passed after the detection of the falling edge (shown in the figure below). After a start bit has been recognized, the receive operation starts, and serial data is stored in the receive shift register according to the set baud rate. When the reception complete interrupt request signal (INTUDnR) is output upon reception of the stop bit, the data stored in the receive shift register is written to the receive data register (UDnRX).

However, if an overrun error occurs (UDnOVE = 1), the receive data at this time is not transferred to the UDnRX register and is discarded. Even if a parity error (UDnPE = 1) or a framing error (UDnFE = 1) occurs during reception, reception continues until the reception position of the first stop bit, and the reception data is transferred to the UDnRX. In any case of the reception errors, INTUDnS is output after the following reception completion, but not INTUDnR.

when the communication direction, parity, data character length, and the stop bit length are changed, clear the power bit (UDnPWR = 0) or clear both the transmission enabled bit and the reception enabled bit (UDnTXE = 0, UDnRXE = 0), and then change the setting.




Figure 15-8 UART reception

- Caution**
1. Be sure to read the UDnRX register even when a reception error occurs. If the UDnRX register is not read, an overrun error occurs during reception of the next data.
 2. The operation during reception is performed assuming that there is only one stop bit. A second stop bit is ignored.
 3. When reception is completed, read the UDnRX register after the reception complete interrupt request signal (INTUDnR) has been generated, and clear the UDnPWR or UDnRXE bit to 0. If the UDnPWR or UDnRXE bit is cleared to 0 before the INTUDnR signal is generated, the read value of the UDnRX register cannot be guaranteed.
 4. If receive completion processing (INTUDnR signal generation) of UARTDn

and the UDnPWR bit = 0 or UDnRXE bit = 0 conflict, the INTUDnR signal may be generated in spite of these being no data stored in the UDnRX register.

To complete reception without waiting INTUDnR signal generation, be sure to clear (0) the interrupt request flag (UDnRIF) of the UDnRIC register, after setting (1) the interrupt mask flag (UDnRMK) of the interrupt control register (UDnRIC) and then set (1) the UDnPWR bit = 0 or UDnRXE bit = 0.

- Note**
1. If the low level is always input to the RXDDn pin, it is not judged as the start bit.
 2. In continuous reception, immediately after the stop bit is detected at the first reception bit (when the reception completion interrupt is generated), the next start bit can be detected.
 3. If the UDnRDL = 1 (receive data inversion input) is selected, when the reception is started, change the data reception pin to the UART receive pin mode and then enable the reception. If the pin mode is changed after the reception is enabled, the start bit is detected faultily if the pin level at this time is high level.

15.5.9 Reception errors

Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception result error flags are set in the UDnSTR register and a status interrupt request signal INTUDnS is output when an error occurs.

It is possible to ascertain which error occurred during reception by reading the contents of the UDnSTR register.

Clear the reception error flag by writing 0 to it after reading it.

Table 15-2 Reception error causes

Error flag	Reception error	Cause
UDnPE	Parity error	Received parity bit does not match the setting
UDnFE	Framing error	Stop bit not detected
UDnOVE	Overrun error	Reception of next data completed before data was read from receive buffer

- Note** Note that even in case of a parity or framing error, data is transferred from the receive shift register to the receive data register UDnRX. Consequently the data from UDnRX must be read. Otherwise an overrun error UDnSTR.UDnOVE will occur at reception of the next data.

In case of an overrun error, the receive shift register data is not transferred to UDnRX, thus the previous data is not overwritten.

15.5.10 Parity types and operations

- Caution** When using the LIN function, fix the UDnPS1 and UDnPS0 bits of the UDnCTL0 register to 00.

The parity bit is used to detect bit errors in the communication data. Normally the same parity is used on the transmission side and the reception side.

In the case of even parity and odd parity, it is possible to detect odd-count bit errors. In the case of 0 parity and no parity, errors cannot be detected.

(1) Even parity

- During transmission
The number of bits whose value is “1” among the transmit data, including the parity bit, is controlled so as to be an even number. The parity bit values are as follows.
 - Odd number of bits whose value is “1” among transmit data:1
 - Even number of bits whose value is “1” among transmit data:0
- During reception
The number of bits whose value is “1” among the reception data, including the parity bit, is counted, and if it is an odd number, a parity error is output.

(2) Odd parity

- During transmission
Opposite to even parity, the number of bits whose value is “1” among the transmit data, including the parity bit, is controlled so that it is an odd number. The parity bit values are as follows.
 - Odd number of bits whose value is “1” among transmit data: 0
 - Even number of bits whose value is “1” among transmit data: 1
- During reception
The number of bits whose value is “1” among the receive data, including the parity bit, is counted, and if it is an even number, a parity error is output.

(3) 0 parity

During transmission, the parity bit is always made 0, regardless of the transmit data.

During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the parity bit is 0 or 1.

(4) No parity

No parity bit is added to the transmit data.

Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.

15.5.11 Receive data noise filter

This filter samples the RXDDn pin using the base clock of the prescaler output.

When the same sampling value is read twice, the match detector output changes and the RXDDn signal is sampled as the input data. Therefore, data not exceeding 2 clock width is judged to be noise and is not delivered to the internal circuit (see *Figure 15-10*). See “Base clock” on page 419 regarding the base clock.

Moreover, since the circuit is as shown in *Figure 15-9*, the processing that goes on within the receive operation is delayed by 3 clocks in relation to the external signal status.




Figure 15-9 Noise filter circuit




Figure 15-10 Timing of RXDDn signal judged as noise

15.6 Baud Rate Generator

The dedicated baud rate generator consists of a source clock selector block and an 8-bit programmable counter, and generates a serial clock during transmission and reception with UARTDn. Regarding the serial clock, a dedicated baud rate generator output can be selected for each channel.

There is an 8-bit counter for transmission and another one for reception.

(1) Baud rate generator configuration




Figure 15-11 Configuration of baud rate generator

(a) Base clock

When the UDnCTL0.UDnPWR bit is 1, the clock selected by the UDnCTL1.UDnCKS[3:0] bits are supplied to the 8-bit counter. This clock is called the base clock. When the UDnPWR bit = 0, f_{UCLK} is fixed to the low level.

(b) Serial clock generation

A serial clock can be generated by setting the UDnCTL1 register and the UDnCTL2 register.

The base clock is selected by UDnCTL1.UDnCKS3 to UDnCTL1.UDnCKS0 bits.

The frequency division value for the 8-bit counter can be set using the UDnCTL2.UDnBRS[7:0] bits.

(2) UDnCTL1 - UARTDn control register 1

The UDnCTL1 register is an 8-bit register that selects the UARTDn base clock.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

Caution Clear the UDnCTL0.UDnPWR bit to 0 before rewriting the UDnCTL1 register.

After reset: 00H				Address: UD0CTL1: FFFFFFFA01, UD1CTL1: FFFFFFFA11 UD2CTL1: FFFFFFFA21				
	7	6	5	4	3	2	1	0
UDnCTL1	0	0	0	0	UDnCKS3	UDnCKS2	UDnCKS1	UDnCKS0
R/W	R	R	R	R	R/W	R/W	R/W	R/W

SELCNTm register ^a	UDnCTL1 register				Input clock (f _{CLK})		
ISELn	UDnCKS3	UDnCKS2	UDnCKS1	UDnCKS0	Input	PRSI = 0	PRSI = 1
0	0	0	0	0	f _{XP1}	f _{XX}	f _{XX} /2
1					f _{XP2} ^b	f _{XX}	f _{XX} /2
X	0	0	0	1	f _{XP1} /2	f _{XX} /2	f _{XX} /4
X	0	0	1	0	f _{XP1} /4	f _{XX} /4	f _{XX} /8
X	0	0	1	1	f _{XP1} /8	f _{XX} /8	f _{XX} /16
X	0	1	0	0	f _{XP1} /16	f _{XX} /16	f _{XX} /32
X	0	1	0	1	f _{XP1} /32	f _{XX} /32	f _{XX} /64
X	0	1	1	0	f _{XP1} /64	f _{XX} /64	f _{XX} /128
X	0	1	1	1	f _{XP1} /128	f _{XX} /128	f _{XX} /256
X	1	0	0	0	f _{XP1} /256	f _{XX} /256	f _{XX} /512
X	1	0	0	1	f _{XP1} /512	f _{XX} /512	f _{XX} /1024
X	1	0	1	0	f _{XP1} /1024	f _{XX} /1024	f _{XX} /2048
X	1	0	1	1	—	ASCKA0 ^c	
Other than above					—	Setting prohibited	

a) For detailed information concerning the SELCNTm register refer to “Clock Generator” on page 179.

b) f_{XP2} has the same frequency as f_{XP1}, but does not stop in IDLE1 mode.

c) ASCKD0 is an external clock only for UARTD0. For UARTD1-5 the setting is prohibited.

Note PRSI can be set by the option bytes:

Refer to “Flash Memory” on page 259 for details.

(3) UDnCTL2 - UARTDn control register 2

The UDnCTL2 register is an 8-bit register that selects the baud rate (serial transfer speed) clock of UARTDn.

This register can be read or written in 8-bit units.

Reset input sets this register to FFH.

Caution Clear the UDnCTL0.UDnPWR bit to 0 or clear the UDnTXE and UDnRXE bits to 00 before rewriting the UDnCTL2 register.

After reset FFH R/W Address: UD0CTL2 FFFFFFFA02H, UD1CTL2 FFFFFFFA12H, UD2CTL2 FFFFFFFA22H

	7	6	5	4	3	2	1	0
UDnCTL2	UDnBRS7	UDnBRS6	UDnBRS5	UDnBRS4	UDnBRS3	UDnBRS2	UDnBRS1	UDnBRS0

UDn BRS7	UDn BRS6	UDn BRS5	UDn BRS4	UDn BRS3	UDn BRS2	UDn BRS1	UDn BRS0	Default (k)	Serial clock
0	0	0	0	0	0	×	×	×	Setting prohibited
0	0	0	0	0	1	0	0	4	f _{UCLK} /4
0	0	0	0	0	1	0	1	5	f _{UCLK} /5
0	0	0	0	0	1	1	0	6	f _{UCLK} /6
:	:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	0	0	252	f _{UCLK} /252
1	1	1	1	1	1	0	1	253	f _{UCLK} /253
1	1	1	1	1	1	1	0	254	f _{UCLK} /254
1	1	1	1	1	1	1	1	255	f _{UCLK} /255

Note f_{UCLK}: Clock frequency selected by UDnCTL1.UDnCKS[3:0]

(4) Baud rate

The baud rate is obtained by the following equation.

$$\text{Baud rate} = \frac{f_{\text{UCLK}}}{2 \times k} [\text{bps}]$$

f_{UCLK} = frequency of base clock selected by the UDnCTL1.UDnCKS[3:0].

k = Value set using the UDnCTL2.UDnBRS[7:0] bits
(k = 4, 5, 6, ..., 255)

(5) Baud rate error

The baud rate error is obtained by the following equation.

$$\text{Error (\%)} = \left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Target baud rate (correct baud rate)}} - 1 \right) \times 100 [\%]$$

- Caution**
1. The baud rate error during transmission must be within the error tolerance on the receiving side.
 2. The baud rate error during reception must satisfy the range indicated in (7) Allowable baud rate range during reception.

- Example**
- Base clock frequency $f_{xx} = 20 \text{ MHz}$
 - Setting value of
 - PRSI = 0: $f_{XP1} = f_{xx} = 20 \text{ MHz}$
 - UDnCTL1.UDnCKS[3:0] = 0001_B: $f_{UCLK} = f_{XP1}/2 = 10 \text{ MHz}$
 - UDnCTL2.UDnBRS[7:0] = 0011 0100_B: $k = 52$
 - Target baud rate = 153,600 bps
 - Actual Baud rate = $10 \text{ MHz} / (2 \times 52) = 153,846 \text{ [bps]}$
 - Baud rate error = $(153,846/153,600 - 1) \times 100 = 0.160 [\%]$

(6) Baud rate setting example

Table 15-3 Baud rate generator setting data (normal operation, $f_{XP1} = 20 \text{ MHz}$, PRSI = 0)

Target baud rate [bps]	UDnCTL1		UDnCTL2		Actual baud rate [bps]	Baud rate error (%)
	Selector	Divider	Divider k			
300	08H	256	82H	130	300.48	0.16
600	08H	256	41H	65	600.96	0.16
1,200	07H	128	41H	65	1,201.92	0.16
2,400	06H	64	41H	65	2,403.85	0.16
4,800	05H	32	41H	65	4,807.69	0.16
9,600	04H	16	41H	65	9,615.38	0.16
19,200	03H	8	41H	65	19,230.77	0.16
31,250	02H	4	50H	80	31,250.00	0.00
38,400	02H	4	41H	65	38,461.54	0.16
76,800	01H	2	41H	65	76,923.08	0.16
153,600	00H	1	41H	65	153,846.15	0.16
312,500	00H	1	20H	32	312.500	0.0

Table 15-4 Baud rate generator setting data (normal operation, $f_{XP1} = 16 \text{ MHz}$, PRSI = 0)

Target baud rate [bps]	UDnCTL1		UDnCTL2		Actual baud rate [bps]	Baud rate error (%)
	Selector	Divider	Divider k			
300	08H	256	68H	104	300.48	0.16
600	08H	256	34H	52	600.96	0.16
1,200	07H	128	34H	52	1,201.92	0.16
2,400	06H	64	34H	52	2,403.85	0.16
4,800	05H	32	34H	52	4,807.69	0.16
9,600	04H	16	34H	52	9,615.38	0.16
19,200	03H	8	34H	52	19,230.77	0.16
31,250	03H	8	20H	32	31,250.00	0.00
38,400	02H	4	34H	52	38,461.54	0.16
76,800	01H	2	34H	52	76,923.08	0.16
153,600	00H	1	34H	52	153,846.15	0.16
312,500	00H	1	1AH	26	307,692.31	−1.54

(7) Allowable baud rate range during reception

The baud rate error range at the destination that is allowable during reception is shown below.

Caution The baud rate error during reception must be set within the allowable error range using the following equation.




Figure 15-12 Allowable baud rate range during reception

As shown in *Figure 15-12*, the receive data latch timing is determined by the counter set using the UDnCTL2 register following start bit detection. The transmit data can be normally received if up to the last data (stop bit) can be received in time for this latch timing.

When this is applied to 11-bit reception, the following is the theoretical result.

$$FL = (\text{Brate})^{-1}$$

Brate: UARTDn baud rate

k: Setting value of UDnCTL2.UDnBRS[7:0]

FL: 1-bit data length

Latch timing margin: 2 clocks

Minimum allowable transfer rate:

$$FL_{\min} = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} \times FL$$

Therefore, the maximum baud rate that can be received by the destination is as follows.

$$BR_{\max} = (FL_{\min}/11)^{-1} = \frac{22k}{21k+2} \times \text{Brate}$$

Similarly, obtaining the following maximum allowable transfer rate yields the following.

$$\frac{10}{11} \times FL_{\max} = 11 \times FL - \frac{k+2}{2k} \times FL = \frac{21k-2}{2k} \times FL$$

$$FL_{\max} = \frac{21k-2}{20k} \times FL \times 11$$

Therefore, the minimum baud rate that can be received by the destination is as follows.

$$BR_{\min} = (FL_{\max}/11)^{-1} = \frac{20k}{21k-2} \times B_{\text{rate}}$$

Obtaining the allowable baud rate error for UARTDn and the destination from the above-described equations for obtaining the minimum and maximum baud rate values yields the following.

Table 15-5 Maximum/Minimum allowable baud rate error

Division ratio (k)	Maximum allowable baud rate error	Minimum allowable baud rate error
4	+2.32%	-2.43%
8	+3.52%	-3.61%
20	+4.26%	-4.30%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.72%

- Note**
1. The reception accuracy depends on the bit count in 1 frame, the input clock frequency, and the division ratio (k). The higher the input clock frequency and the larger the division ratio (k), the higher the accuracy.
 2. k: Setting value of UDnCTL2.UDnBRS[7:0]

(8) Baud rate during continuous transmission

During continuous transmission, the transfer rate from the stop bit to the next start bit is usually 2 base clocks longer. However, timing initialization is performed via start bit detection by the receiving side, so this has no influence on the transfer result.




Figure 15-13 Transfer rate during continuous transfer

Assuming 1 bit data length: FL; stop bit length: FLstp; and base clock frequency: f_{UCLK} , we obtain the following equation.

$$\text{FLstp} = \text{FL} + 2/f_{\text{UCLK}}$$

Therefore, the transfer rate during continuous transmission is as follows.

$$\text{Transfer rate} = 11 \times \text{FL} + (2/f_{\text{UCLK}})$$

15.7 Cautions

When the clock supply to UARTDn is stopped (for example, in IDLE1, IDLE2, or STOP mode), the operation stops with each register retaining the value it had immediately before the clock supply was stopped. The TXDDn pin output also holds and outputs the value it had immediately before the clock supply was stopped. However, the operation is not guaranteed after the clock supply is resumed. Therefore, after the clock supply is resumed, the circuits should be initialized by setting the UDnCTL0.UDnPWR, UDnCTL0.UDnRXEn, and UDnCTL0.UDnTXEn bits to 000.

Chapter 16 Clocked Serial Interface (CSIB)

The V850ES/Fx3-L microcontrollers have following instances of the Clocked Serial Interface CSIB:

CSIB	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
Instances	2		
Names	CSIB0 to CSIB1		

Throughout this chapter, the individual instances of CSIB are identified by “n”, for example, CBnCTL0 for the CSIBn control register 0.

16.1 Features

- Transfer rate: 8 Mbps to 2 Kbps (using dedicated baud rate generator)
- Master mode and slave mode selectable
- 8-bit to 16-bit transfer, 3-wire serial interface
- 2 interrupt request signals (INTCBnT and INTCBnR)
- Serial clock and data phase switchable
- Transfer data length selectable in 1-bit units between 8 and 16 bits
- Transfer data MSB-first/LSB-first switchable
- 3-wire transfer SOBn: Serial data output
 SIBn: Serial data input
 SCKBn: Serial clock input/output

Transmission mode, reception mode, and transmission/reception mode specifiable

- Baud rate generator input for CSIB0

16.2 Configuration

The following shows the block diagram of CSIBn.




Figure 16-1 Block diagram of CSIBn

Note For details on the setting of f_{CK} refer to “*CBnCTL1 - CSIBn control register 1*” on page 432.

CSIBn includes the following hardware.

Table 16-1 Configuration of CSIBn

Item	Configuration
Registers	CSIBn receive data register (CBnRX) CSIBn transmit data register (CBnTX)
Control registers	CSIBn control register 0 (CBnCTL0) CSIBn control register 1 (CBnCTL1) CSIBn control register 2 (CBnCTL2) CSIBn status register (CBnSTR)

(1) CBnRX - CSIBn receive data register

The CBnRX register is a 16-bit buffer register that holds receive data.

This register is read-only, in 16-bit units.

The receive operation is started by reading the CBnRX register in the reception enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnRXL register.

Reset input clears this register to 0000H.

In addition to reset input, the CBnRX register can be initialized by clearing (to 0) the CBnPWR bit of the CBnCTL0 register.

After reset: 0000H R Address: CB0RX FFFFFFFD04H, CB1RX FFFFFFFD14H,

**(2) CBnTX - CSIBn transmit data register**

The CBnTX register is a 16-bit buffer register used to write the CSIBn transfer data.


This register can be read or written in 16-bit units.

The transmit operation is started by writing data to the CBnTX register in the transmission enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read/write in 8-bit units as the CBnTXL register.

Reset input clears this register to 0000H. In addition to reset input, the CBnTX register can be initialized by clearing the CBnPWR bit of the CBnCTL0 register.

After reset 0000H R/W Address: CB0TX FFFFFFFD06H, CB1TX FFFFFFFD16H



Note The communication start conditions are shown below:

- Transmission mode (CBnTXE bit = 1, CBnRXE bit = 0):
Write to CBnTX register
- Transmission/reception mode (CBnTXE bit = 1, CBnRXE bit = 1):
Write to CBnTX register
- Reception mode (CBnTXE bit = 0, CBnRXE bit = 1):
Read from CBnRX register

16.3 CSIB Control Registers

The following registers are used to control CSIBn.

- CSIBn control register 0 (CBnCTL0)
- CSIBn control register 1 (CBnCTL1)
- CSIBn control register 2 (CBnCTL2)
- CSIBn status register (CBnSTR)

(1) CBnCTL0 - CSIBn control register 0

CBnCTL0 is a register that controls the CSIBn serial transfer operation.

This register can be read or written in 8-bit or 1-bit units.

Reset input sets this register to 01H. .

After reset: 04H		Address:		CB0CTL0: FFFFFFFD00, CB1CTL0: FFFFFFFD10 CB2CTL0: FFFFFFFD20, CB2CTL0: FFFFFFFD30				
	7	6	5	4	3	2	1	0
UDnOPT0	CBnPWR	CBnTXE Note1	CBnRXE Note1	CBnDIR Note1	0	0	CBnTWS Note1	CBnSCE
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

CBnPWR	Specification of CSIBn operation disable/enable
0	Disable CSIBn operation and reset the CBnSTR register.
1	Enable CSIBn operation.
The CBnPWR bit controls the CSIBn operation and resets the internal circuit.	

CBnTXE	Specification of transmit operation disable/enable
0	Disable transmit operation
1	Enable transmit operation
The SOBn output is low level and transmission is disabled when the CBnTXE bit is 0.	

CBnRXE	Specification of transmit operation disable/enable
0	Disable receive operation
1	Enable receive operation
<ul style="list-style-type: none"> • When the CBnRXE bit is cleared to 0, no reception complete interrupt is output even when the prescribed data is transferred in order to disable the receive operation, and the receive data (CBnRX register) is not updated. 	

CBnDIR	Specification of transfer direction mode (MSB/LSB)
0	MSB first
1	LSB first

CBnTMS	Transfer mode specification
0	Single transfer mode
1	Continuous transfer mode

CBnSCE	Specification of start transfer disable/enable
0	Reception start trigger invalid
1	Reception start trigger valid
<p>This bit controls the behaviour upon a communication start trigger in master/slave single/continuous reception mode.</p> <p>To start the reception operation set the bit to 1 before performing a dummy read to the CBnRX register.</p> <p>To stop the reception operation in</p> <ul style="list-style-type: none"> • Single reception mode clear the CBnSCE bit before reading the final data from the CBnRX register. • Continuous reception mode clear the CBnSCE bit at least one communication clock before the completion of the last data reception. <p>For details refer to chapter 16.4"Operation" on page 436.</p>	

- Note**
1. These bits can only be rewritten when the CBnPWR bit = 0. However, the CBnPWR can be set to 1 at the same time as these bits are rewritten.
 2. To abort reception/transmission forcibly, clear the CBnPWR bit (not the CBnTXE bit or CBnRXE bit) to 0. The clock output stops at this time.

(2) CBnCTL1 - CSIBn control register 1

CBnCTL1 is an 8-bit register that controls the CSIBn serial transfer operation.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

Caution The CBnCTL1 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0.

After reset 00H R/W Address: CB0CTL1 FFFFD01H, CB1CTL1 FFFFD11H,

	7	6	5	4	3	2	1	0
CBnCTL1	0	0	0	CBnCKP	CBnDAP	CBnCKS2	CBnCKS1	CBnCKS0

	CBnCKP	CBnDAP	Specification of data transmission/ reception timing in relation to SCKBn
Communication type 1	0	0	
Communication type 2	0	1	
Communication type 3	1	0	
Communication type 4	1	1	

CBn CKS2	CBn CKS1	CBn CKS0	Input	Input clock				Mode ^a
				n = 0		n = 1		
				PRSI = 0	PRSI = 1	PRSI = 0	PRSI = 1	
0	0	0	$f_{XP1}/2^b$	$f_{xx}/2$	$f_{xx}/4$	$f_{xx}/2$	$f_{xx}/4$	M
0	0	1	$f_{XP1}/4^b$	$f_{xx}/4$	$f_{xx}/8$	$f_{xx}/4$	$f_{xx}/8$	M
0	1	0	$f_{XP1}/8^b$	$f_{xx}/8$	$f_{xx}/16$	$f_{xx}/8$	$f_{xx}/16$	M
0	1	1	$f_{XP1}/16^b$	$f_{xx}/16$	$f_{xx}/32$	$f_{xx}/16$	$f_{xx}/32$	M
1	0	0	$f_{XP1}/32^b$	$f_{xx}/32$	$f_{xx}/64$	$f_{xx}/32$	$f_{xx}/64$	M
1	0	1	$f_{XP1}/64^b$	$f_{xx}/64$	$f_{xx}/128$	$f_{xx}/64$	$f_{xx}/128$	M
1	1	0	f_{BRG}^c	f_{BRG}		—		M
			TOAA01 ^d	—		TOAA01		M
			$f_{XP1}/128$	—		—		M
1	1	1	External clock SCKBn					S

a) M: master mode; S: slave mode

b) Do not use the CSIBn if $f_{XP1} = f_{RH}$ (high speed internal oscillator clock)

c) The baud rate generator output is also used for the Watch Timer.

d) Output of TAA0

Note PRSI can be set by the option bytes:
Refer to “Flash Memory” on page 259 for details.

(3) CBnCTL2 - CSIBn control register 2

CBnCTL2 is an 8-bit register that controls the number of CSIBn serial transfer bits.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

Caution The CBnCTL2 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0 or when both the CBnTXE and CBnRXE bits = 0.

After reset: 00H R/W Address: CB0CTL2 FFFFFFFD02H, CB1CTL2 FFFFFFFD12H,

	7	6	5	4	3	2	1	0
CBnCTL2	0	0	0	0	CBnCL3	CBnCL2	CBnCL1	CBnCL0

CBnCL3	CBnCL2	CBnCL1	CBnCL0	Serial register bit length
0	0	0	0	8 bits
0	0	0	1	9 bits
0	0	1	0	10 bits
0	0	1	1	11 bits
0	1	0	0	12 bits
0	1	0	1	13 bits
0	1	1	0	14 bits
0	1	1	1	15 bits
1	×	×	×	16 bits

Note If the number of transfer bits is other than 8 or 16, prepare and use data stuffed from the LSB of the CBnTX and CBnRX registers.

Transfer data length change function The CSIBn transfer data length can be set in 1-bit units between 8 and 16 bits using the CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits.

When the transfer bit length is set to a value other than 16 bits, set the data to the CBnTX or CBnRX register starting from the LSB, regardless of whether the transfer start bit is the MSB or LSB. Any data can be set for the higher bits that are not used, but the receive data becomes 0 following serial transfer.




Figure 16-2 (i) Transfer bit length = 10 bits, MSB first




Figure 16-3 (ii) Transfer bit length = 12 bits, LSB first

(4) CBnSTR - CSIBn status register

CBnSTR is an 8-bit register that displays the CSIBn status.

This register can be read or written in 8-bit or 1-bit units, but the CBnTSF flag is read-only.

Reset input clears this register to 00H.

In addition to reset input, the CBnSTR register can be initialized by clearing (0) the CBnCTL0.CBnPWR bit.

After reset 00H R/W Address: CB0STR FFFFFFFD03H, CB1STR FFFFFFFD13H

	<7>	6	5	4	3	2	1	<0>
CBnSTR	CBnTSF	0	0	0	0	0	0	CBnOVE

CBnTSF	Communication status flag
0	Communication stopped
1	Communicating
<ul style="list-style-type: none"> During transmission, this register is set when data is prepared in the CBnTX register, and during reception, it is set when a dummy read of the CBnRX register is performed. When transfer ends, this flag is cleared to 0 at the last edge of the clock. 	

CBnOVE	Overflow error flag
0	No overflow
1	Overflow
<ul style="list-style-type: none"> An overflow error occurs when the next reception starts without performing a CPU read of the value of the receive buffer, upon completion of the receive operation. The CBnOVE flag displays the overflow error occurrence status in this case. The CBnOVE flag is cleared by writing 0 to it. It cannot be set even by writing 1 to it. 	

Note In case of an overflow error, the reception interrupt INTCBnR behaves different, depending on the transfer mode:


- Continuous transfer mode
The reception interrupt INTCBnR is generated.
- Single transfer mode
No interrupt is generated.

In either case the overflow flag CBnSTR.CBnOVE is set to 1 and the previous data in CBnRX will be overwritten with the new data.

16.4 Operation

16.4.1 Single transfer mode (master mode, transmission/reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (see 16.3 (2))
 CBnCTL1 - CSIBn control register 1, transfer data length = 8 bits
 (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)



- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnTXE, CBnRXE, and CBnSCE bits of the CBnCTL0 register to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the transmission/reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
- (5) Write transfer data to the CBnTX register (transmission start).
- (6) The reception complete interrupt request signal (INTCBnR) is output.
- (7) Read the CBnRX register before clearing the CBnPWR bit to 0.
- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop operation of CSIBn (end of transmission/reception).

To continue transfer, repeat steps (5) to (7) before (8).

In transmission mode or transmission/reception mode, communication is not started by reading the CBnRX register.

- Note**
1. In single transmission or single transmission/reception mode, the INTCBnT signal is not generated. When communication is complete, the INTCBnR signal is generated.
 2. The processing of steps (3) and (4) can be set simultaneously.

-
- Caution** In case the CSIB interface is operating in
- single transmit/reception mode (CBnCTL0.CBnTMS = 0)
 - communication type 2 respectively type 4 (CBnCTL1.CBnDAP = 1)

pay attention to following effect:


In case the next transmit should be initiated immediately after the occurrence of the reception completion interrupt INTCBnR any write to the CBnTX register is ignored as long as the communication status flag is still reflecting an ongoing communication (CBnTSF = 1). Thus the new transmission will not be started.

For transmitting data continuously use one of the following options:

- Use continuous transfer mode (CBnCTL0.CBnTMS = 1).
 - If single transfer mode (CBnCTL0.CBnTMS = 0) should be used, CBnSTR.CBnTSF = 0 needs to be verified before writing data to the CBnTX register.
-

16.4.2 Single transfer mode (master mode, reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (see 16.3 (2)
CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits
(CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)




- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnCTL0.CBnRXE and CBnCTL0.CBnSCE bits to 1, CBnCTL0.TXE to 0, at the same time as specifying the transfer mode using the CBnDIR bit, to set the reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
- (5) Perform a dummy read of the CBnRX register (reception start trigger).
- (6) The reception complete interrupt request signal (INTCBnR) is output.
- (7) Set the CBnSCE bit to 0 to set the final receive data status.
- (8) Read the CBnRX register before setting the CBnPWR bit to "0".
- (9) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the CSIBn operation (end of reception).

To continue transfer, repeat steps (5) and (6) before (7). (At this time, (5) is not a dummy read, but a receive data read combined with the reception trigger.)

Note The processing of steps (3) and (4) can be set simultaneously.

16.4.3 Continuous mode (master mode, transmission/reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 3 (see 16.3 (2))
 CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits
 (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)



- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnTXE, CBnRXE, and CBnSCE bits of the CBnCTL0 register to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the transmission/reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
- (5) Write transfer data to the CBnTX register (transmission start).
- (6) The transmission enable interrupt request signal (INTCBnT) is received and transfer data is written to the CBnTX register.
- (7) The reception complete interrupt request signal (INTCBnR) is output.
 Read the CBnRX register before the next receive data arrives or before the CBnPWR bit is cleared to 0.


- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of transmission/reception).

To continue transfer, repeat steps (5) to (7) before (8).

In transmission mode or transmission/reception mode, the communication is not started by reading the CBnRX register.

16.4.4 Continuous mode (master mode, reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 2 (see 16.3 (2))
 CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits
 (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)




- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnCTL0.CBnRXE bit to 1 and specify the transfer mode using the CBnDIR bit, to set the reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
- (5) Perform a dummy read of the CBnRX register (reception start trigger).
- (6) The reception complete interrupt request signal (INTCBnR) is output.
 Read the CBnRX register before the next receive data arrives or before the CBnPWR bit is cleared to 0.
- (7) Set the CBnCTL0.CBnSCE bit = 0 while the last data being received to set the final receive data status.

- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of reception).

To continue transfer, repeat steps (5) and (6) before (7).

16.4.5 Continuous reception mode (error)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 2 (see 16.3 (2))
 CBnCTL1 - CSIBn control register 1, transfer data length = 8 bits
 (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)




- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
- (3) Set the CBnCTL0.CBnRXE bit to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the reception enabled status.
- (4) Set the CBnPWR bit = 1 to enable CSIBn operation.
- (5) Perform a dummy read of the CBnRX register (reception start trigger).
- (6) The reception complete interrupt request signal (INTCBnR) is output.
- (7) If the data could not be read before the end of the next transfer, the CBnSTR.CBnOVE flag is set to 1 upon the end of reception and the reception interrupt INTCBnR is output again.

- (8) Overrun error processing is performed after checking that the CBnOVE bit = 1 in the INTCBnR interrupt servicing.
- (9) Clear CBnOVE bit to 0.
- (10) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation CSIBn (end of reception).

16.4.6 Continuous mode (slave mode, transmission/reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 2 (see 16.3 (2) CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits (CBnCTL2.CSnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)



- (1) Clear the CBnCTL0.CBnPWR bit to 0.
- (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.

- (3) Set the CBnTXE, CBnRXE and CBnSCE bits of the CBnCTL0 register to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the transmission/reception enabled status.
- (4) Set the CBnPWR bit to 1 to enable supply of the CSIBn operation.
- (5) Write the transfer data to the CBnTX register.
- (6) The transmission enable interrupt request signal (INTCBnT) is received and the transfer data is written to the CBnTX register.
- (7) The reception complete interrupt request signal (INTCBnR) is output.
Read the CBnRX register.
- (8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of transmission/reception).

To continue transfer, repeat steps (5) to (7) before (8).

Note In order to start the entire data transfer the CBnTX register has to be written initially, as done in step (5) above. If this step is omitted also no data will be received.

Discontinued transmission In case the CSIB is operating in continuous slave transmission mode ($\text{CBnCTL0.CBnTMS} = 1$, $\text{CBnCTL1.CBnCKS}[2:0] = 111_{\text{B}}$) and new data is not written to the CBnTX register the SOBn pin outputs the level of the last bit.

Figure 16-4 outlines this behaviour.




Figure 16-4 Discontinued slave transmission


The example shows the situation that two data bytes (55_H, AA_H) are transmitted correctly, but the third (96_H) fails.

- (1) Data 55_H is written (by the CPU) to CBnTX.
- (2) The master issues the clock SCKBn and transmission of 55_H starts.
- (3) INTCBnT is generated and the next data AA_H is written to CBnTX promptly, i.e. before the first data has been transmitted completely.
- (4) Transmission of the second data AA_H continues correctly and INTCBnT is generated. But this time the next data is not written to CBnTX in time.
- (5) Since there is no new data available in CBnTX, but the master continues to apply SCKBn clocks, SOBn remains at the level of the transmitted last bit.
- (6) New data (96_H) is written to CBnTX.
- (7) With the next SCKBn cycle transmission of the new data (96_H) starts.

As a consequence the master receives a corrupted data byte from (5) onwards, which is made up of a random number of the repeated last bit of the former data and some first bits of the new data.

16.4.7 Continuous mode (slave mode, reception mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (see 16.3 (2)
 CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits
 (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)



- (1) Clear the CBnCTL0.CBnPWR bit to 0.
 - (2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
 - (3) Set the CBnCTL0.CBnRXE and CBnCTL0.CBnSCE bits to 1 at the same time as specifying the transfer mode using the CBnDIR bit, to set the reception enabled status.
 - (4) Set the CBnPWR bit = 1 to enable CSIBn operation.
 - (5) Perform a dummy read of the CBrRX register (reception start trigger).
 - (6) The reception complete interrupt request signal (INTCBrR) is output.
Read the CBrRX register.
 - (7) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to stop the operation of CSIBn (end of reception).
- To continue transfer, repeat steps (5) and (6) before (7).

16.4.8 Clock timing




Figure 16-5 (i) Communication type 1 (CBnCKP = 0, CBnDAP = 0)




Figure 16-6 (ii) Communication type 3 (CBnCKP = 1, CBnDAP = 0)




Figure 16-7 (iii) Communication type 2 ($CBnCKP = 0$, $CBnDAP = 1$)




Figure 16-8 (iv) Communication type 4 ($CBnCKP = 1$, $CBnDAP = 1$)

- Note**
1. The INTCBnT interrupt is set when the data written to the transmit buffer is transferred to the data shift register in the continuous transmission or continuous transmission/reception modes. In the single transmission or single transmission/reception modes, the INTCBnT interrupt request signal is not generated, but the INTCBnR interrupt request signal is generated upon completion of communication.
 2. The INTCBnR interrupt occurs if reception is correctly completed and receive data is ready in the CBnRX register while reception is enabled, and if an overrun error occurs. In the single mode, the INTCBnR interrupt request signal is generated even in the transmission mode, upon completion of communication.

16.5 Output Pins

(1) SCKBn pin

When CSIBn operation is disabled (CBnCTL0.CBnPWR bit = 0), the SCKBn pin output status is as follows.

CBnCKP	CBnCKS2	CBnCKS1	CBnCKS0	SCKBn pin output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	High impedance
	Other than above			Fixed to low level

Note The output level of the SCKBn pin changes if any of the CBnCTL1.CBnCKP and CBnCKS2 to CBnCKS0 bits is rewritten.

(2) SOBn pin

When CSIBn operation is disabled (CBnPWR bit = 0), the SOBn pin output status is as follows.


CBnTXE	CBnDAP	CBnDIR	SOBn pin output
0	×	×	Fixed to low level
1	0	×	SOBn latch value (low level)
	1	0	CBnTXn value (MSB)
		1	CBnTXn value (LSB)

Note 1. The SOBn pin output changes when any one of the CBnCTL0.CBnTXE, CBnCTL0.CBnDIR bits, and CBnCTL1.CBnDAP bit is rewritten.

2. ×: don't care

16.6 Operation Flow


(1) Single transmission



Note Set the CBnSCE bit to 1 in the initial setting.

Caution In the slave mode, data cannot be correctly transmitted if the next transfer clock is input earlier than the CBnTX register is written.


(2) Single reception



Note Set the CBnSCE bit to 1 in the initial setting.

Caution In the single mode, data cannot be correctly received if the next transfer clock is input earlier than the CBnRX register is read.

(3) Single transmission/reception




Note 1. Set the CBnSCE bit to 1 in the initial setting.

2. If the next transfer is reception only, dummy data is written to the CBnTX register.


Caution Even in the single mode, the CBnSTR.CBnOVE flag is set to 1. If only transmission is used in the transmission/reception mode, therefore, programming without checking the CBnOVE flag is recommended.

(4) Continuous transmission



Note Set the CBnSCE bit to 1 in the initial setting.


(5) Continuous reception



Note Set the CBnSCE bit to 1 in the initial setting.

Caution In the master mode, the clock is output without limit when dummy data is read from the CBnRX register. To stop the clock, execute the flow marked ◆ in the above flowchart.
In the slave mode, malfunction due to noise during communication can be prevented by executing the flow marked ◆ in the above flowchart.
Before resuming communication, set the CBnCTL0.CBnSCE bit to 1, and read dummy data from the CBnRX register.

(6) Continuous transmission/reception



Note Set the CBnSCE bit to 1 in the initial setting.

-
- Caution**
1. When transferring transmit data and receive data using DMA transfer, error processing cannot be performed even if an overrun error occurs during serial transfer. Check that the no overrun error has occurred by reading the CBnSTR.CBnOVE bit after DMA transfer has been completed.
 2. In regards to registers that are forbidden from being rewritten during operations (CBnCTL0.CBnPWR bit is 1), if rewriting has been carried out by mistake during operations, set the CBnCTL0.CBnPWR bit to 0 once, then initialize CSIBn. Registers to which rewriting during operation are prohibited are shown below.
 - CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bit
 - CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2-CBnCKS0 bit
 - CBnCTL2 register: CBnCL3-CBnCL0 bit
 3. In the single transfer mode (CBnCTL0.CBnTMS bit = 0), when the CBnCTL1.CBnDAP bit is set to 1 and the next reception/transmission are started by using the receive completion interrupt INTCBnR, the reception/transmission operations from the second time are not performed for 0.5 clocks of the SCKBn after the receive completion interrupt INTCBnR is generated. To perform the continuous transfer, use the continuous transfer mode.
 4. When CSIBn is operated in slave mode input an external clock via SCKBn pin only after the transmission -/and/or reception process is started.

Chapter 17 I²C Bus (IIC)

This microcontroller has one instance of this I²C Bus interface.

Note Throughout this chapter, the individual instances of this I²C Bus interface identified by “n” (n = 0).

17.1 Features

The I²C provides a synchronous serial interface with the following features:

- Supports Master and Slave mode
- 8-bit data transfer
- Transfer speed
 - up to 100 kbit/s (Standard Mode)
 - up to 400 kbit/s (Fast Mode)
- Two wire interface
 - SCLn: serial clock
 - SDA n: serial data
- Noise filter on SCLn and SDA n input

17.2 I²C Pin Configuration


The I²C function requires to define the pins SCL0n and SDA0n as input and open drain output pins simultaneously. In the following, the pin configuration registers are listed to be set up properly for I²C:

- PMC9.PMC914, PMC9.PMC915 = 1: alternative mode
- PFCE9.PFCE914 = PFCE9.PFCE915 = 1, together with
PFC9.PFC914 = PFC9.PFC915 = 0: select alternative function 3
- PF9.PFC914 = PF9.PFC915 = 1: open drain output

17.3 Configuration

The block diagram of the I²Cn is shown below.

Figure 17-1 Block diagram of I²Cn



A serial bus configuration example is shown below.




Figure 17-2 Serial bus configuration example using I²C bus

I²Cn includes the following hardware.

Table 17-1 Configuration of I²Cn

Item	Configuration
Registers	IIC shift register n (IICn) Slave address register n (SVAn)
Control registers	IIC control register n (IICCn) IIC status register n (IICSn) IIC flag register n (IICF0n) IIC clock select register n (IICCLn) IIC function expansion register n (IICXn) IIC division clock select registers (OCKSn)

(1) IIC shift register n (IICn)

The IICn register converts 8-bit serial data into 8-bit parallel data and vice versa, and can be used for both transmission and reception.

Write and read operations to the IICn register are used to control the actual transmit and receive operations.

(2) Slave address register n (SVAn)

The SVAn register sets local addresses when in slave mode.

(3) SO latch

The SO latch is used to retain the output level of the SDA0n pin.

(4) Wakeup controller

This circuit generates an interrupt request when the address received by this register matches the address value set to the SVAn register or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICn).

An I²C interrupt is generated following either of two triggers:

- Falling edge of eighth or ninth clock of the serial clock (set by IICn.WTIMn bit)
- Interrupt occurrence due to stop condition detection (set by IICn.SPIEn bit)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0n pin from the sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) $\overline{\text{ACK}}$ output circuit, stop condition detector, start condition detector, and ACK detector

These circuits are used to output and detect various control signals.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the SCL0n pin.

(12) Start condition generator

A start condition is issued when the IICn.STTn bit is set.

However, in the communication reservation disabled status (IICFn.IICRSVn = 1), this request is ignored and the IICFn.STCFn bit is set if the bus is not released (IICFn.IICBSYn = 1).

(13) Bus status detector

Whether the bus is released or not is ascertained by detecting a start condition and stop condition.

However, the bus status cannot be detected immediately after operation, so set the bus status detector to the initial status by using the IICFn.STCENn bit.

(14) Stop condition generator

A stop condition is generated when the IICC0.SPT0 bit is set.

17.4 IIC Registers

The I²C interfaces are controlled by the following registers.

- IIC control registers IICCN
- IIC status registers IICSn
- IIC flag registers IICFn
- IIC clock select registers IICCLn
- IIC function expansion registers IICXn
- IIC division clock select registers OCKSn

The following registers are also used.

- IIC shift registers IICn
- Slave address registers SVAn

(1) IICn - IICn control registers

The IICn registers enable/stop I²Cn operations, set the wait timing, and set other I²C operations.

These registers can be read or written in 8-bit or 1-bit units.

Set the SPIE0, WTIM0, and ACKE0 bits when the IICE bit is 0 or during the wait period. When setting the IICE0 bit from "0" to "1", these bits can also be set at the same time.

RESET input sets this register to 00H.

After reset: 00_H R/W Address: IICC0 FFFFFD82_H

	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICn	IICEn	LRELn	WRELn	SPIEn	WTIMn	ACKEn	STTn	SPTn

IICEn	Specification of I ² Cn operation enable/disable
0	Operation stopped. IICSn register reset ^{Note 1} . Internal operation stopped.
1	Operation enabled.
Condition for clearing (IICEn = 0)	
<ul style="list-style-type: none"> Cleared by instruction After reset 	
Condition for setting (IICEn = 1)	
<ul style="list-style-type: none"> Set by instruction 	

LRELn	Exit from communications
0	Normal operation
1	<p>This exits from the current communication operation and sets stand-by mode. This setting is automatically cleared after being executed. Its uses include cases in which a locally irrelevant extension code has been received.</p> <p>The SCL0n and SDA0n lines are set to high impedance.</p> <p>The STTn and SPTn bits and the MSTSn, EXCn, COIn, TRCn, ACKDn, and STDn bits of the IICSn register are cleared.</p>
<p>The stand-by mode following exit from communications remains in effect until the following communication entry conditions are met.</p> <ul style="list-style-type: none"> After a stop condition is detected, restart is in master mode. An address match occurs or an extension code is received after the start condition. 	
Condition for clearing (LRELn = 0) ^{Note 2}	
<ul style="list-style-type: none"> Automatically cleared after execution After reset 	
Condition for setting (LRELn = 1)	
<ul style="list-style-type: none"> Set by instruction 	

WRELn	Wait cancellation control
0	Wait not cancelled
1	Wait cancelled. This setting is automatically cleared after wait is cancelled.
Condition for clearing (WRELn = 0) ^{Note 2}	
<ul style="list-style-type: none"> Automatically cleared after execution After reset 	
Condition for setting (WRELn = 1)	
<ul style="list-style-type: none"> Set by instruction 	

SPIEn	Enable/disable generation of interrupt request when stop condition is detected	
0	Disabled	
1	Enabled	
Condition for clearing (SPIEn = 0)^{Note 2}		Condition for setting (SPIEn = 1)
<ul style="list-style-type: none"> Cleared by instruction After reset 		<ul style="list-style-type: none"> Set by instruction

Note 1. The IICS register, IICFn.STCFn and IICFn.IICBSYn bits, and IICCLn.CLDN and IICCLn.DADn bits are reset.

2. This flag's signal is invalid when the IICEn = 0.

WTIMn	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for the master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for the master device. In order to generate the ninth clock on SCLn, the wait status must be cancelled by writing to IICn or setting IICn.WRELn = 1. Consequently the ninth clock will be delayed until the wait status is cancelled.
During address transfer, an interrupt occurs at the falling edge of the ninth clock regardless of this bit setting. This bit setting becomes valid when the address transfer is completed. In master mode, a wait is inserted at the falling edge of the ninth clock during address transfer. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an ACK signal is issued. When the slave device has received an extension code, however, a wait is inserted at the falling edge of the eighth clock.	
Condition for clearing (WTIMn = 0) ^{Note}	Condition for setting (WTIMn = 1)
<ul style="list-style-type: none">Cleared by instructionAfter reset	<ul style="list-style-type: none">Set by instruction

ACKEn	Acknowledgement control
0	Acknowledgment disabled.
1	Acknowledgment enabled. During the ninth clock period, the SDA0n line is set to low level.
The ACKEn bit setting is invalid for address reception. In this case, ACK is generated when the addresses match. However, the ACKEn bit setting is valid for reception of the extension code.	
Condition for clearing (ACKEn = 0) ^{Note}	Condition for setting (ACKEn = 1) ^{Note}
<ul style="list-style-type: none">• Cleared by instruction• After reset	<ul style="list-style-type: none">• Set by instruction

Note This flag's signal is invalid when the IICEn = 0.

STTn	Start condition trigger
0	Start condition is not generated.
1	<p>When bus is released (in STOP mode): A start condition is generated (for starting as master). The SDA0n line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, the SCL0n line is changed to low level.</p> <p>During communication with a third party: If the communication reservation function is enabled (IICFn.IICRSVn = 0)</p> <ul style="list-style-type: none"> • This trigger functions as a start condition reserve flag. When set, it releases the bus and then automatically generates a start condition. <p>If the communication reservation function is disabled (IICRSVn = 1)</p> <ul style="list-style-type: none"> • The IICFn.STCFn bit is set. This trigger does not generate a start condition. <p>In the wait state (when master device): A restart condition is generated after the wait is released.</p>
<p>Cautions concerning set timing</p> <p>For master reception: Cannot be set during transfer. Can be set only when the ACKEn bit has been set to 0 and the slave has been notified of final reception.</p> <p>For master transmission: A start condition cannot be generated normally during the $\overline{\text{ACK}}$ period. Set during the wait period after the ninth clock output.</p> <p>For slave: Even when the communication reservation function is disabled (IICRSVn bit = 1), the communication reservation status is entered. Setting to 1 at the same time as the SPT0 bit is prohibited. When the STT0 bit is set to 1, setting the STT0 bit to 1 again is disabled until the bit is cleared to 0.</p>	
Condition for clearing (STTn = 0) ^{Note}	Condition for setting (STTn = 1)
<ul style="list-style-type: none"> • Cleared by loss in arbitration • Cleared after start condition is generated by master device • When the LRELn = 1 (communication save) • When the IICEn = 0 (operation stop) • After reset 	<ul style="list-style-type: none"> • Set by instruction

- Note**
1. Clearing the IICEn bit to 0 invalidates the signals of this flag.
 2. The STTn bit is 0 if it is read immediately after data setting.

Caution If the I2C0 operation is enabled (IICE0 bit = 1) when the SCL00 line is high level and the SDA00 line is low level, the start condition is detected immediately. To avoid this, after enabling the I2C0 operation, immediately set the LREL0 bit to 1 with a bit manipulation instruction.

Remark The LREL0 and WREL0 bits are 0 when read after the data has been set.

SPTn	Stop condition trigger
0	Stop condition is not generated.
1	Stop condition is generated (termination of master device's transfer). After the SDA0n line goes to low level, either set the SCL0n line to high level or wait until it goes to high level. Next, after the rated amount of time has elapsed, the SDA0n line is changed from low level to high level and a stop condition is generated.
<p>Cautions concerning set timing</p> <p>For master reception: Cannot be set during transfer. Can be set only when the ACKEn bit has been set to 0 and during the wait period after the slave has been notified of final reception.</p> <p>For master transmission: A stop condition cannot be generated normally during the $\overline{\text{ACK}}$ period. Set (1) during the wait period.</p> <ul style="list-style-type: none"> SPTn cannot be set at the same time as the STTn bit. The SPTn bit can be set only when in master mode^{Note 1}. When the WTIMn bit has been set to 0 and the SPTn bit is set during the wait period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. When the ninth clock must be output to apply the ACK on the bus by the receiving device, proceed as follows: <ul style="list-style-type: none"> Change IICn.WTIMn from 0 to 1 in order to receive an additional interrupt after the ninth clock. Cancel the wait state by IICn.WRELn = 1 or by writing to the IICn register. Upon the interrupt after the ninth clock require to set the stop condition by IICn.STPn = 1. By this the wait status will be cancelled and the stop condition will be generated on the bus. When the SPT0 bit is set to 1, setting the SPT0 bit to 1 again is disabled until the bit is cleared to 0. 	
Condition for clearing (SPTn = 0) ^{Note 2}	Condition for setting (SPTn = 1)
<ul style="list-style-type: none"> Cleared by loss in arbitration Automatically cleared after stop condition is detected When the LRELn = 1 (communication save) When the IICEn = 0 (operation stop) After reset 	<ul style="list-style-type: none"> Set by instruction

- Note**
- Set the SPTn bit only in master mode. However, when the IICRSVn bit is 0, the SPTn bit must be set and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status. For details, see “Cautions” on page 511.
 - Clearing the IICEn bit to 0 invalidates the signals of this flag.
 - The SPTn bit is 0 if it is read immediately after data setting.

Caution When the TRCn = 1, the WRELn bit is set during the ninth clock and wait is cancelled, after which the TRCn bit is cleared and the SDA0n line is set to high impedance.

(2) IICSn - IICn status registers

The IICSn registers indicate the status of the I²Cn bus.

These registers are read-only, in 8-bit or 1-bit units.

The IICS0 register can only be read when the IICC0.STT0 bit is 1 or during the wait period.

- When the CPU operates with the subclock and the main clock oscillation is stopped
 - When the CPU operates with the low speed internal oscillation clock
- RESET input sets this register to 00H.

After reset: 00H R Address: IICS0 FFFFD86_H

	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICSn	MSTSn	ALDn	EXCn	COIn	TRCn	ACKDn	STDn	SPDn

MSTSn	Master device status
0	Slave device status or communication stand-by status
1	Master device communication status
Condition for clearing (MSTSn = 0)	Condition for setting (MSTSn = 1)
<ul style="list-style-type: none"> • When a stop condition is detected • When the ALDn = 1 (arbitration loss) • Cleared by LRELn = 1 (communication save) • When the IICEn bit changes from 1 to 0 (operation stop) • After reset 	<ul style="list-style-type: none"> • When a start condition is generated

ALDn	Arbitration loss detection
0	This status means either that there was no arbitration or that the arbitration result was a “win”.
1	This status indicates the arbitration result was a “loss”. The MSTSn bit is cleared.
Condition for clearing (ALDn = 0)	Condition for setting (ALDn = 1)
<ul style="list-style-type: none"> • Automatically cleared after the IICSn register is read^{Note} • When the IICEn bit changes from 1 to 0 (operation stop) • After reset 	<ul style="list-style-type: none"> • When the arbitration result is a “loss”.

Note Any bit manipulation instruction targeting this register also clears this bit.

EXCn	Detection of extension code reception	
0	Extension code was not received.	
1	Extension code was received.	
Condition for clearing (EXCn = 0)		Condition for setting (EXCn = 1)
<ul style="list-style-type: none"> When a start condition is detected When a stop condition is detected Cleared by LRELn = 1 (communication save) When the IICEn bit changes from 1 to 0 (operation stop) After reset 		<ul style="list-style-type: none"> When the higher four bits of the received address data are either "0000" or "1111" (set at the rising edge of the eighth clock).

COIn	Matching address detection	
0	Addresses do not match.	
1	Addresses match.	
Condition for clearing (COIn = 0)		Condition for setting (COIn = 1)
<ul style="list-style-type: none"> When a start condition is detected When a stop condition is detected Cleared by LRELn bit = 1 (communication save) When the IICEn bit changes from 1 to 0 (operation stop) After reset 		<ul style="list-style-type: none"> When the received address matches the local address (SVAn register) (set at the rising edge of the eighth clock).

TRCn	Transmit/receive status detection	
0	Receive status (other than transmit status). The SDA0n line is set to high impedance.	
1	Transmit status. The value in the SO latch is enabled for output to the SDA0n line (valid starting at the falling edge of the first byte's ninth clock).	
Condition for clearing (TRCn = 0)		Condition for setting (TRCn = 1)
<ul style="list-style-type: none"> When a stop condition is detected Cleared by LRELn = 1 (communication save) When the IICEn bit changes from 1 to 0 (operation stop) Cleared by WRELn = 1^{Note} When the ALDn bit changes from 0 to 1 (arbitration loss) After reset <p>Master</p> <ul style="list-style-type: none"> When "1" is output to the first byte's LSB (transfer direction specification bit) <p>Slave</p> <ul style="list-style-type: none"> When a start condition is detected <p>When not used for communication</p>		<p>Master</p> <ul style="list-style-type: none"> When a start condition is generated <p>Slave</p> <ul style="list-style-type: none"> When "1" is input by the first byte's LSB (transfer direction specification bit)

ACKDn	ACK detection	
0	ACK was not detected.	

1	ACK was detected.	
Condition for clearing (ACKDn = 0)		Condition for setting (ACKD = 1)
<ul style="list-style-type: none"> When a stop condition is detected At the rising edge of the next byte's first clock Cleared by LRELn = 1 (communication save) When the IICEn bit changes from 1 to 0 (operation stop) After reset 		<ul style="list-style-type: none"> After the SDA0n bit is set to low level at the rising edge of the SCL0n pin's ninth clock

Note The TRCn bit is cleared and SDA0n line becomes high impedance when the WRELn bit is set and the wait state is canceled at the ninth clock by TRCn = 1.

STDn	Start condition detection	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect	
Condition for clearing (STDn = 0)		Condition for setting (STDn = 1)
<ul style="list-style-type: none"> When a stop condition is detected At the rising edge of the next byte's first clock following address transfer Cleared by LRELn = 1 (communication save) When the IICEn bit changes from 1 to 0 (operation stop) After reset 		<ul style="list-style-type: none"> When a start condition is detected

SPDn	Stop condition detection	
0	Stop condition was not detected.	
1	Stop condition was detected. The master device's communication is terminated and the bus is released.	
Condition for clearing (SPDn = 0)		Condition for setting (SPDn = 1)
<ul style="list-style-type: none"> At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When the IICEn bit changes from 1 to 0 (operation stop) After reset 		<ul style="list-style-type: none"> When a stop condition is detected

(3) IICFn - IICn flag registers

The registers set the I²Cn operation mode and indicate the I²C bus status.

These registers can be read or written in 8-bit or 1-bit units. However, the STCFn and IICBSYn bits are read-only.

IICRSVn enables/disables the communication reservation function.

The initial value of the IICBSYn bit is set by using the STCENn bit (see “Cautions” on page 511).

The IICRSVn and STCENn bits can be written only when operation of I²Cn is disabled (IICn.IICEn = 0). After operation is enabled, IICFn can be read.

RESET input sets this register to 00H.

After reset: 00_H R/W^{Note} Address: IICF0 FFFFD8A_H

	<7>	<6>	5	4	3	2	<1>	<0>
IICFn	STCFn	IICBSYn	0	0	0	0	STCENn	IICRSVn

STCFn	STTn clear
0	Start condition issued
1	Start condition cannot be issued, STTn bit cleared
Condition for clearing (STCFn = 0)	
<ul style="list-style-type: none"> Cleared by IICn.STTn = 1 When IICC0.IICE0 bit = 0 After reset 	
Condition for setting (STCFn = 1)	
<ul style="list-style-type: none"> When start condition is not issued and STTn flag is cleared during communication reservation is disabled (IICRSVn = 1). 	

IICBSYn	I ² Cn bus status
0	Bus released status
1	Bus communication status
Condition for clearing (IICBSYn = 0)	
<ul style="list-style-type: none"> When stop condition is detected When IICC0.IICE0 bit = 0 After reset 	
Condition for setting (IICBSYn = 1)	
<ul style="list-style-type: none"> When start condition is detected By setting the IICn.IICEn bit when the STCENn = 0 	

STCENn	Initial start enable trigger
0	Start conditions cannot be generated until a stop condition is detected following operation enable (IICEn bit = 1).
1	Start conditions can be generated even if a stop condition is not detected following operation enable (IICEn = 1).
Condition for clearing (STCENn = 0)	
<ul style="list-style-type: none"> When start condition is detected After reset 	
Condition for setting (STCENn = 1)	
<ul style="list-style-type: none"> Setting by instruction 	

IICRSVn	Communication reservation function disable bit	
0	Communication reservation enabled	
1	Communication reservation disabled	
Condition for clearing (IICRSVn = 0)		Condition for setting (IICRSVn = 1)
<ul style="list-style-type: none"> Clearing by instruction After reset 		<ul style="list-style-type: none"> Setting by instruction

Note Bits 6 and 7 are read-only bits.

-
- Caution**
1. Write the STCENn bit only when operation is stopped (IICEn = 0).
 2. When the STCENn = 1, the bus released status (IICBSYn = 0) is recognized regardless of the actual bus status immediately after the I²Cn bus operation is enabled. Therefore, to issue the first start condition (STTn = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.
 3. Write the IICRSVn bit only when operation is stopped (IICEn = 0).
-

(4) IICCLn - IICn clock select registers

The IICCLn registers set the transfer clock for the I²Cn bus.

These registers can be read or written in 8-bit or 1-bit units. However, the CLDn and DADn bits are read-only. The SMCn, CLn1, and CLn0 bits are set by the combination of the IICXn.CLXn bit and the OCKSTHn, OCKSn[1:0] bits of the OCKSn register (see “Transfer rate setting” on page 475).

Reset input clears these registers to 00_H.

After reset: 00H R/W^{Note} Address: IICCL0 FFFFD84_H

	7	6	<5>	<4>	3	2	1	0
IICCLn	0	0	CLDn	DADn	SMCn	DFCn	CLn1	CLn0

Note Bits 4 to 7 of IICCLn are read-only bits.

CLDn	Detection of SCL0n pin level (valid only when IICEn = 1)
0	The SCL0n pin was detected at low level.
1	The SCL0n pin was detected at high level.
Condition for clearing (CLDn = 0) Condition for setting (CLDn = 1)	
<ul style="list-style-type: none"> When the SCL0n pin is at low level When the IICEn = 0 (operation stop) After reset 	
<ul style="list-style-type: none"> When the SCL0n pin is at high level 	

DADn	Detection of SDA0n pin level (valid only when IICEn = 1)
0	The SDA0n pin was detected at low level.
1	The SDA0n pin was detected at high level.
Condition for clearing (DADn = 0) Condition for setting (DADn = 1)	
<ul style="list-style-type: none"> When the SDA0n pin is at low level When the IICEn = 0 (operation stop) After reset 	
<ul style="list-style-type: none"> When the SDA0n pin is at high level 	

SMCn	Operation mode switching
0	Operation in standard mode.
1	Operation in fast-speed mode.

DFCn	Digital filter operation control
0	Digital filter off.
1	Digital filter on.
<p>The digital filter can be used only in fast-speed mode. In fast-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off). The digital filter is used to eliminate noise in fast-speed mode.</p>	

(5) IICXn - IICn function expansion registers

The IICXn registers provide additional transfer data rate configuration in fast-speed mode. Setting of the IICXn.CLXn is performed in combination with the IICCLn.SMCn, IICCLn.CLn[1:0], OCKSn.OCKSTHn and OCKSn.OCKSn[1:0] (refer to “Transfer rate setting” on page 475)

Reset input clears these registers to 00_H.

After reset: 00_H R/W Address: IICX0 FFFFD85_H

	7	6	5	4	3	2	1	0
IICXn	0	0	0	0	0	0	0	CLXn

(6) OCKSn - IICn division clock select registers

The OCKSn registers control the I²Cn division clock.

These registers can be read or written in 8-bit units.

RESET input sets this register to 00H.

After reset: 00H R/W Address: OCKS0 FFFFFFF340_H

	7	6	5	4	3	2	1	0
OCKSn	0	0	0	OCKSENn	OCKSTHn	0	OCKSn1	OCKSn0

OCKSENn	Operation setting of I ² C division clock
0	Disable I ² C division clock operation.
1	Enable I ² C division clock operation.

OCKSTHn	OCKSn1	OCKSn0	Selection of I ² C division clock IICLKPS	
			PRSI = 0	PRSI = 1
0	0	0	$f_{xx}/2$	$f_{xx}/4$
0	0	1	$f_{xx}/3$	$f_{xx}/6$
0	1	0	$f_{xx}/4$	$f_{xx}/8$
0	1	1	$f_{xx}/5$	$f_{xx}/10$
1	X	X	f_{xx}	$f_{xx}/2$

Note PRSI can be set by the option bytes:

Refer to “Flash Memory” on page 259 for details.

(7) Transfer rate setting

The nominal transfer rate of the I²C interface is determined by the root clock source f_{XP1} . The frequency of f_{XP1} can be set to f_{XP1} or $f_{XP1}/2$ by the PRSI bit of the option byte (007BH).

- The f_{XP1} can be divided by 1 to 5, configured by OCKSn.OCKSTHn and OCKSn.OCKSTn[1:0] (refer to “OCKSn - IICn division clock select registers” on page 474). The output clock of this divider is named IICLKPS.
- IICLKPS is passed through another configurable divider that finally outputs the clock for the serial transfer IICLKTC. This divider is configured by IICCLn.CL[1:0] and IICXn.CLX0 according to the following tables:

Note The I²C interface input clock IICLKPS must lie in the range of 1 MHz to 10 MHz.

The following tables summarize the transfer rate settings:

PRSI	IICCLn.SMCn	Mode	Table
0	0	standard	Table 17-2 on page 475
0	1	fast-speed	Table 17-3 on page 476
1	0	standard	Table 17-4 on page 476
1	1	fast-speed	Table 17-5 on page 477

Note PRSI can be set by the option bytes:

Refer to “Flash Memory” on page 259 for details.

Table 17-2 PRSI = 0: Transfer rate settings in standard mode (IICCLn.SMCn = 0)

IICXn. CLXn	IICCLn. CLn1	IICCLn. CLn0	Selected Clock	OCKSn	Transfer Clock	Possible Main System Clock Range (fxx)		(Reference) Transfer speed
						from	to	
0	0	0	fxx/2	10H	fxx/88	4 MHz	8.38 MHz	45.5KHz ~ 95.2KHz
			fxx/3	11H	fxx/132	6 MHz	12.57 MHz	45.5KHz ~ 95.2KHz
			fxx/4	12H	fxx/176	8 MHz	16.76 MHz	45.5KHz ~ 95.2KHz
			fxx/5	13H	fxx/220	10 MHz	20.00 MHz	45.5KHz ~ 90.9KHz
			fxx	18H	fxx/44	4 MHz	4.19 MHz	90.9KHz ~ 95.2KHz
0	0	1	fxx/2	10H	fxx/172	8.38 MHz	16.76 MHz	48.7KHz ~ 97.4KHz
			fxx/3	11H	fxx/258	12.57 MHz	20.00 MHz	48.7KHz ~ 77.5KHz
			fxx/4	12H	fxx/344	16.76 MHz	20 MHz	48.7KHz ~ 58.1KHz
			fxx	13H	fxx/86	4.19 MHz	8.38 MHz	48.7KHz ~ 97.4KHz
0	1	0	fxx	—	fxx/86	4.19 MHz	8.38 MHz	48.7KHz ~ 97.4KHz
0	1	1	fxx/2	10H	fxx/132	12.80 MHz		97.0KHz
			fxx/3	11H	fxx/198	19.20 MHz		97.0KHz
			fxx	18H	fxx/66	6.40 MHz		97.0KHz
Other than above			Setting Prohibited		—	—	—	—

Table 17-3 PRSI = 0: Transfer rate settings in fast-speed mode (IICCLn.SMCn = 1)

IICXn. CLXn	IICCLn. CLn1	IICCLn. CLn0	Selected Clock	OCKSn	Transfer Clock	Possible Main System Clock Range (fxx)		(Reference) Transfer speed
						from	to	
0	0	X	fxx/2	10H	fxx/48	8 MHz	16.76 MHz	166.7KHz ~ 349.2KHz
			fxx/3	11H	fxx/72	12 MHz	20 MHz	166.7KHz ~ 277.8KHz
			fxx/4	12H	fxx/96	16 MHz	20 MHz	166.7KHz ~ 208.3KHz
			fxx/5	13H	fxx/120	20 MHz		166.7KHz
0	1	0	fxx	18H	fxx/24	4 MHz	8.38 MHz	166.7KHz ~ 349.2KHz
0	1	1	fxx/2	10H	fxx/36	12.80 MHz		355.6KHz
			fxx/3	11H	fxx/54	19.20 MHz		355.6KHz
			fxx	18H	fxx/18	6.4 MHz		355.6KHz
1	0	X	fxx/2	10H	fxx/24	8 MHz	8.38 MHz	333.3KHz ~ 349.2KHz
			fxx/3	11H	fxx/36	12 MHz	12.57 MHz	333.3KHz ~ 349.2KHz
			fxx/4	12H	fxx/48	16 MHz	16.67 MHz	333.3KHz ~ 349.2KHz
			fxx/5	13H	fxx/60	20 MHz		333.3KHz
			fxx	18H	fxx/12	4 MHz	4.19 MHz	333.3KHz ~ 349.2KHz
1	1	0	fxx	–	fxx/12	4 MHz	4.19 MHz	333.3KHz ~ 349.2KHz
Other than above			Setting Prohibited		–	–	–	–

Table 17-4 PRSI = 1: Transfer rate settings in standard mode (IICCLn.SMCn = 0)

IICXn. CLXn	IICCLn. CLn1	IICCLn. CLn0	Selected Clock	OCKSn	Transfer Clock	Possible Main System Clock Range (fxx)		(Reference) Transfer speed
						from	to	
0	0	0	fxx/4	10H	fxx/176	8 MHz	16.76 MHz	45.5KHz ~ 95.2KHz
			fxx/6	11H	fxx/264	12 MHz	20.00 MHz	45.5KHz ~ 95.2KHz
			fxx/8	12H	fxx/352	16 MHz	20.00 MHz	45.5KHz ~ 95.2KHz
			fxx/10	13H	fxx/440	20 MHz		45.5KHz
			fxx/2	18H	fxx/88	4 MHz	8.38 MHz	90.9KHz ~ 95.2KHz
0	0	1	fxx/4	10H	fxx/344	16.76 MHz	20.00 MHz	48.7KHz ~ 97.4KHz
			fxx/2	18H	fxx/172	8.38 MHz	16.76 MHz	48.7KHz ~ 97.4KHz
0	1	0	fxx/2	–	fxx/172	8.38 MHz	16.76 MHz	48.7KHz ~ 97.4KHz
0	1	1	fxx/2	18H	fxx/132	12.80 MHz		97.0KHz
Other than above			Setting Prohibited		–	–	–	–

Table 17-5 PRSI = 1: Transfer rate settings in fast-speed mode (IICCLn.SMCn = 1)

IICXn. CLXn	IICCLn. CLn1	IICCLn. CLn0	Selected Clock	OCKSn	Transfer Clock	Possible Main System Clock Range (fxx)		(Reference) Transfer speed
						from	to	
0	0	X	fxx/4	10H	fxx/96	16 MHz	20.00 MHz	166.7KHz ~ 208.3KHz
			fxx/2	18H	fxx/48	8 MHz	8.38 MHz	166.7KHz ~ 349.2KHz
0	1	0	fxx/2	—	fxx/48	8 MHz	8.38 MHz	166.7KHz ~ 349.2KHz
0	1	1	fxx/2	18H	fxx/36	12.80 MHz		355.6KHz
1	0	X	fxx/4	10H	fxx/48	16 MHz	16.76 MHz	333.3KHz ~ 349.2KHz
			fxx/2	18H	fxx/24	8 MHz	8.38 MHz	333.3KHz ~ 349.2KHz
1	1	0	fxx/2	—	fxx/24	8 MHz	8.38 MHz	333.3KHz ~ 349.2KHz
Other than above			Setting Prohibited		—	—	—	—

Clock Stretching Heavy capacitive load and the dimension of the external pull-up resistor on the I²C bus pins may yield extended rise times of the rising edge of SCLn and SDAn. Since the controller senses the level of the I²C bus signals it recognizes such situation and takes countermeasures by stretching the clock SCLn in order to ensure proper high level time t_{SCLH} of SCLn.

After the microcontroller releases the (open-drain) SCLn pin it waits until the SCLn level exceeds the valid high level threshold V_{thH} . Then it does not pull SCLn to low level before the nominal high level time t_{SCLH_nom} has elapsed.

This mechanism is the same used, when a slow I²C slave device is pulling down SCLn to low level to initiate a wait state.

Note It is assumed that the rise time t_r is much bigger than the fall time t_f .

Figure 17-3 shows an example.




Figure 17-3 Clock Stretching of SCLn

The effective clock frequency appearing at the SCLn pin calculates to

$$f_{SCL_eff} = 1 / (T_{SCL_nom} + t_r)$$

With a nominal frequency of $f_{SCL_nom} = 355.6$ KHz ($T_{SCL_nom} = 2.812$ μ s and a rise time of $t_r = 135$ ns the effective frequency is $f_{eff} = 339.31$ KHz.

(8) IICn - IICn shift registers

The IICn registers are used for serial transmission/reception (shift operations) synchronized with the serial clock. These registers can be read or written in 8-bit units, but data should not be written to the IICn register during a data transfer.

Access (read/write) this register only during the wait period. Accessing this register in communication states other than the wait period is prohibited. However, for the master device, this register can be written once only after the transmission trigger bit (IICC0.STT0 bit) has been set to 1.

A wait state is released by writing the IICn register during the wait period, and data transfer is started.

Reset input clears these registers to 00_H.

After reset: 00_H R/W Address: IC0 FFFFD80_H

	7	6	5	4	3	2	1	0
IICn								

(9) SVAn - IICn slave address registers

The SVAn registers hold the I²C bus's slave addresses.

These registers can be read or written in 8-bit units, but bit 0 should be fixed to 0.

Rewriting these registers is prohibited when the IICS0.STD0 bit = 1

Reset input sets this register to 00_H.

After reset: 00_H R/W Address: SVA0 FFFFD83_H

	7	6	5	4	3	2	1	0
SVAn								0

17.5 I²C Bus Mode Functions

17.5.1 Pin functions

The serial clock pin (SCL0n) and serial data bus pin (SDA0n) are configured as follows.

SCL0n This pin is used for serial clock input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

SDA0n This pin is used for serial data input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.




Figure 17-4 Pin configuration diagram

17.6 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. The transfer timing for the "start condition", "address", "transfer direction specification", "data" and "stop condition" output via the I²C bus's serial data bus is shown below.




Figure 17-5 I²C bus serial data transfer timing

The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal (ACK) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0n) is continuously output by the master device. However, in the slave device, the SCL0n pin's low-level period can be extended and a wait can be inserted.

17.6.1 Start condition

A start condition is met when the SCL0n pin is high level and the SDA0n pin changes from high level to low level. The start condition for the SCL0n and SDA0n pins is a signal that the master device outputs to the slave device when starting a serial transfer. The slave device can detect the start condition.




Figure 17-6 Start condition

A start condition is output when the IICCN.STTn bit is set (1) after a stop condition has been detected (IICSn.SPDn bit = 1). When a start condition is detected, the IICSn.STDn bit is set (1).

Caution When the IICC0.IICE0 bit of the microcontroller is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICC0.IICE0 bit to 1 when the SCL00 and SDA00 lines are high level.

17.6.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVAn register. If the address data matches the values of the SVAn register, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.




Figure 17-7 Address

Note The interrupt request signal (INTIICn) is generated if a local address or extension code is received during slave device operation.

The slave address and the eighth bit, which specifies the transfer direction as described in “*Transfer direction specification*” on page 483, are written together to IIC shift register n (IICn) and then output. Received addresses are written to the IICn register.

The slave address is assigned to the higher 7 bits of the IICn register.

17.6.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.




Figure 17-8 Transfer direction specification

Note The INTIICn signal is generated if a local address or extension code is received during slave device operation.

17.6.4 Acknowledge signal ($\overline{\text{ACK}}$)

The acknowledge signal ($\overline{\text{ACK}}$) is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one $\overline{\text{ACK}}$ signal for each 8 bits of data it receives. The transmitting device normally receives an $\overline{\text{ACK}}$ signal after transmitting 8 bits of data. The detection of $\overline{\text{ACK}}$ is confirmed with the IICSn.ACKD0 bit. However, when the master device is the receiving device, it does not output an $\overline{\text{ACK}}$ signal after receiving the final data to be transmitted. The transmitting device detects whether or not an $\overline{\text{ACK}}$ signal is returned after it transmits 8 bits of data. When an $\overline{\text{ACK}}$ signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an $\overline{\text{ACK}}$ signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an $\overline{\text{ACK}}$ signal may be caused by the following three factors:

- Reception was not performed normally.
- The final data was received.
- The receiving device (slave) does not exist for the specified address.

When the receiving device sets the SDA0n line to low level during the ninth clock, the $\overline{\text{ACK}}$ signal becomes active (normal receive response).

When the IICCN.ACKEn bit is set to 1, automatic $\overline{\text{ACK}}$ signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes the IICSn.TRCn bit to be set. When this TRCn bit's value is 0, it indicates receive mode. Therefore, the ACKEn bit should be set to 1.

When the slave device is receiving (when TRCn bit = 0), if the slave device does not need to receive any more data after receiving several bytes, clearing

the ACKEn bit to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRCn bit = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, clearing the ACKEn bit to 0 will prevent the ACK signal from being returned. This prevents the MSB from being output via the SDA0n line (i.e., stops transmission) during transmission from the slave device.




Figure 17-9 $\overline{\text{ACK}}$ signal

When the local address is received, an $\overline{\text{ACK}}$ signal is automatically output in synchronization with the falling edge of the SCL0n pin's eighth clock regardless of the value of the ACKEn bit. No $\overline{\text{ACK}}$ signal is output if the received address is not a local address.

The $\overline{\text{ACK}}$ signal output method during data reception is based on the wait timing setting, as described below.

When 8-clock wait is selected (IICCn.WTIMn bit = 0):

The $\overline{\text{ACK}}$ signal is output at the falling edge of the SCL0n pin's eighth clock if the ACKEn bit is set to 1 before wait cancellation.

When 9-clock wait is selected (IICCn.WTIMn bit = 1):

The $\overline{\text{ACK}}$ signal is automatically output at the falling edge of the SCL0n pin's eighth clock if the ACKEn bit has already been set to 1.

17.6.5 Stop condition

When the SCL0n pin is high level, changing the SDA0n pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. When used as the slave device, the start condition can be detected.




Figure 17-10 Stop condition

A stop condition is generated when the IICCN.SPTn bit is set to 1. When the stop condition is detected, the IICSn.SPDn bit is set to 1 and the INTIICn signal is generated when the IICCN.SPIEn bit is set to 1.

17.6.6 Wait signal ($\overline{\text{WAIT}}$)

The wait signal ($\overline{\text{WAIT}}$) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0n pin to low level notifies the communication partner of the wait status. When the wait status has been cancelled for both the master and slave devices, the next data transfer can begin.

- (1) **When master device has a nine-clock wait and slave device has an eight-clock wait (master: transmission, slave: reception, and IICn.ACKEn bit = 1)**




Figure 17-11 Wait signal (1/2)

**(2) When master and slave devices both have a nine-clock wait
(master: transmission, slave: reception, and ACKEn bit = 1)**




Figure 17-12 Wait signal (2/2)

A wait may be automatically generated depending on the setting of the IICn.WTIMn bit.

Normally, when the IICn.WRELn bit is set to 1 or when FFH is written to the IICn register on the receiving side, the wait status is cancelled and the transmitting side writes data to the IICn register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICn.STTn bit to 1
- By setting the IICn.SPTn bit to 1


17.7 I²C Interrupt Request Signals (INTIICn)

The following shows the value of the IICSn register at the INTIICn interrupt request signal generation timing and at the INTIICn signal timing.

17.7.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)

<1> When WTIMn bit = 0




Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X: don't care

<2> When WTIMn bit = 1




Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X: don't care

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

<1> When WTIMn bit = 0



- ◆1: IICSn register = 1000X110B
- ◆2: IICSn register = 1000X000B (WTIMn bit = 1)
- ◆3: IICSn register = 1000XX00B (WTIMn bit = 0)
- ◆4: IICSn register = 1000X110B (WTIMn bit = 0)
- ◆5: IICSn register = 1000X000B (WTIMn bit = 1)
- ◆6: IICSn register = 1000XX00B
- Δ 7: IICSn register = 00000001B


Remarks 1. ♦ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. $n = 0$

<2> When WTIMn bit = 1



- ◆ 1: IICSn register = 1000X110B
- ◆ 2: IICSn register = 1000XX00B
- ◆ 3: IICSn register = 1000X110B
- ◆ 4: IICSn register = 1000XX00B
- △ 5: IICSn register = 00000001B

Remarks 1. ♦ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. $n = 0$

(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

<1> When WTIMn bit = 0



- ◆ 1: IICSn register = 1010X110B
- ◆ 2: IICSn register = 1010X000B
- ◆ 3: IICSn register = 1010X000B (WTIMn bit = 1)
- ◆ 4: IICSn register = 1010XX00B
- Δ 5: IICSn register = 00000001B


Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1



- ◆ 1: IICSn register = 1010X110B
- ◆ 2: IICSn register = 1010X100B
- ◆ 3: IICSn register = 1010XX00B
- Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

17.7.2 Slave device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop

<1> When WTIMn bit = 0

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆ 1		◆ 2		◆ 3	Δ 4

◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001X000B

◆ 3: IICSn register = 0001X000B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆ 1		◆ 2		◆ 3	Δ 4

◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001X100B

◆ 3: IICSn register = 0001XX00B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ : Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, address match)



◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001X000B

◆ 3: IICSn register = 0001X110B

◆ 4: IICSn register = 0001X000B

Δ 5: IICSn register = 00000001B


Remarks 1. ◆: Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1 (after restart, address match)



◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001XX00B

◆ 3: IICSn register = 0001X110B

◆ 4: IICSn register = 0001XX00B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆: Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, extension code reception)

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1	◆2					◆3	◆4		Δ5

◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001X000B

◆ 3: IICSn register = 0010X010B

◆ 4: IICSn register = 0010X000B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0 to 2

<2> When WTIMn bit = 1 (after restart, extension code reception)

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1	◆2				◆3	◆4		◆5	Δ6

◆ 1: IICSn register = 0001X110B

◆ 2: IICSn register = 0001XX00B

◆ 3: IICSn register = 0010X010B

◆ 4: IICSn register = 0010X110B

◆ 5: IICSn register = 0010XX00B

Δ 6: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0 to 2

(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, address mismatch (= not extension code))



◆1: IICSn register = 0001X110B

◆2: IICSn register = 0001X000B

◆3: IICSn register = 00000X10B

Δ4: IICSn register = 00000001B


Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1 (after restart, address mismatch (= not extension code))



◆1: IICSn register = 0001X110B

◆2: IICSn register = 0001XX00B

◆3: IICSn register = 00000X10B

Δ4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

17.7.3 Slave device operation (when receiving extension code)

(1) Start ~ Code ~ Data ~ Data ~ Stop

<1> When WTIMn bit = 0

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1		◆2		◆3	Δ4

◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X000B

◆ 3: IICSn register = 0010X000B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1	◆2		◆3	◆4	Δ5

◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X110B

◆ 3: IICSn register = 0010X100B

◆ 4: IICSn register = 0010XX00B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, address match)

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
		◆1		◆2					◆3	◆4		Δ5

◆1: IICSn register = 0010X010B

◆2: IICSn register = 0010X000B

◆3: IICSn register = 0001X110B

◆4: IICSn register = 0001X000B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1 (after restart, address match)

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
		◆1	◆2		◆3				◆4		◆5	Δ6

◆1: IICSn register = 0010X010B

◆2: IICSn register = 0010X110B

◆3: IICSn register = 0010XX00B

◆4: IICSn register = 0001X110B

◆5: IICSn register = 0001XX00B

Δ 6: IICSn register = 00000001B


Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop



◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X000B

◆ 3: IICSn register = 0010X010B

◆ 4: IICSn register = 0010X000B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1 (after restart, extension code reception)

◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X110B

◆ 3: IICSn register = 0010XX00B

◆ 4: IICSn register = 0010X010B

◆ 5: IICSn register = 0010X110B

◆ 6: IICSn register = 0010XX00B

Δ 7: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0



(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, address mismatch (= not extension code))

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1		◆2					◆3		Δ4

◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X000B

◆ 3: IICSn register = 00000X10B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X : don't care

2. n = 0

<2> When WTIMn bit = 1 (after restart, address mismatch (= not extension code))

ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	ST	AD6 to AD0	R/W	\overline{ACK}	D7 to D0	\overline{ACK}	SP
			◆1	◆2		◆3				◆4		Δ5

◆ 1: IICSn register = 0010X010B

◆ 2: IICSn register = 0010X110B

◆ 3: IICSn register = 0010XX00B

◆ 4: IICSn register = 00000X10B

Δ 5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X : don't care

2. n = 0

17.7.4 Operation without communication

(1) Start ~ Code ~ Data ~ Data ~ Stop

ST	AD6 to AD0	R/W	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	SP
----	------------	-----	-------------------------	----------	-------------------------	----------	-------------------------	----

Δ1

Δ 1: IICSn register = 00000001B

Remarks 1. Δ: Generated only when SPIEn bit = 1
2. n = 0

17.7.5 Arbitration loss operation (operation as slave after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data

<1> When WTIMn bit = 0

ST	AD6 to AD0	R/W	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	SP
			◆ 1	◆ 2		◆ 3		Δ4

◆ 1: IICSn register = 0101X110B (Example: When ALDn bit is read during interrupt servicing)

◆ 2: IICSn register = 0001X000B

◆ 3: IICSn register = 0001X000B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated
Δ: Generated only when SPIEn bit = 1
X: don't care
2. n = 0

<2> When WTIMn bit = 1

ST	AD6 to AD0	R/W	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	D7 to D0	$\overline{\text{ACK}}$	SP
			◆ 1	◆ 2		◆ 3		Δ4

◆ 1: IICSn register = 0101X110B (Example: When ALDn bit is read during interrupt servicing)

◆ 2: IICSn register = 0001X100B


◆ 3: IICSn register = 0001XX00B

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated
Δ: Generated only when SPIEn bit = 1
X: don't care
2. n = 0

(2) When arbitration loss occurs during transmission of extension code

<1> When WTIMn bit = 0



◆1: IICSn register = 0110X010B (Example: When ALDn bit is read during interrupt servicing)

◆2: IICSn register = 0010X000B

◆3: IICSn register = 0010X000B

Δ4: IICSn register = 00000001B


Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

<2> When WTIMn bit = 1



◆1: IICSn register = 0110X010B (Example: When ALDn bit is read during interrupt servicing)

◆2: IICSn register = 0010X110B

◆3: IICSn register = 0010X100B

◆4: IICSn register = 0010XX00B

Δ5: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

17.7.6 Operation when arbitration loss occurs

(1) When arbitration loss occurs during transmission of slave address data



◆ 1: IICSn register = 01000110B (Example: When ALDn bit is read during interrupt servicing)


Δ 2: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

2. n = 0

(2) When arbitration loss occurs during transmission of extension code



◆ 1: IICSn register = 0110X010B (Example: When ALDn bit is read during interrupt servicing)

IICcn.LRELn bit is set to 1 by software


Δ 2: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(3) When arbitration loss occurs during data transfer**<1> When WTIMn bit = 0**


◆ 1: IICSn register = 10001110B

◆ 2: IICSn register = 01000000B (Example: When ALDn bit is read during interrupt servicing)

Δ 3: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

2. n = 0**<2> When WTIMn bit = 1**

◆ 1: IICSn register = 10001110B

◆ 2: IICSn register = 01000100B (Example: When ALDn bit is read during interrupt servicing)

Δ 3: IICSn register = 00000001B


Remarks 1. ◆ : Always generated

Δ : Generated only when SPIEn bit = 1

2. n = 0

(4) When arbitration loss occurs due to restart condition during data transfer

<1> Not extension code (Example: Address mismatch)



◆ 1: IICSn register = 1000X110B

◆ 2: IICSn register = 01000110B (Example: When ALDn bit is read during interrupt servicing)

Δ 3: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. Dn = D6 to D0

n = 0

<2> Extension code



◆ 1: IICSn register = 1000X110B

◆ 2: IICSn register = 0110X010B (Example: When ALDn bit is read during interrupt servicing)

IICn.LRELn bit is set to 1 by software

Δ 3: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. Dn = D6 to D0

n = 0

(5) When arbitration loss occurs due to stop condition during data transfer



◆ 1: IICSn register = 1000X110B

Δ 2: IICSn register = 01000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1


X: don't care

2. Dn = D6 to D0

n = 0

(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart condition

When WTIMn bit = 1



◆ 1: IICSn register = 1000X110B

◆ 2: IICSn register = 1000XX00B

◆ 3: IICSn register = 01000100B (Example: When ALDn bit is read during interrupt servicing)

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

When WTIMn bit = 1



◆ 1: IICSn register = 1000X110B

◆ 2: IICSn register = 1000XX00B

Δ 3: IICSn register = 01000001B

Remarks 1. ◆ : Always generated


Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop condition

When WTIMn bit = 1



◆ 1: IICSn register = 1000X110B

◆ 2: IICSn register = 1000XX00B

◆ 3: IICSn register = 01000000B (Example: When ALDn bit is read during interrupt servicing)

Δ 4: IICSn register = 00000001B

Remarks 1. ◆ : Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

2. n = 0

17.8 Interrupt Request Signal (INTIICn)

The setting of the IICn.WTIMn bit determines the timing by which the INTIICn register is generated and the corresponding wait control, as shown below.

Table 17-6 INTIICn generation timing and wait control

WTIMn Bit	During Slave Device Operation			During Master Device Operation		
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

- Note**
1. The slave device's INTIICn signal and wait period occur at the falling edge of the ninth clock only when there is a match with the address set to the SVAn register.
At this point, the $\overline{\text{ACK}}$ signal is output regardless of the value set to the IICn.ACKEn bit. For a slave device that has received an extension code, the INTIICn signal occurs at the falling edge of the eighth clock.
When the address does not match after restart, the INTIICn signal is generated at the falling edge of the ninth clock, but no wait occurs.
 2. If the received address does not match the contents of the SVAn register and an extension code is not received, neither the INTIICn signal nor a wait occurs.
 3. The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation:
Interrupt and wait timing are determined regardless of the WTIMn bit.
- Master device operation:
Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.

(2) During data reception

- Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.

(3) During data transmission

- Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting the IICn.WRELn bit to 1
- By writing to the IICn register
- By start condition setting (IICn.STTn bit = 1)^{Note}
- By stop condition setting (IICn.SPTn bit = 1)^{Note}

Note Master only

When an 8-clock wait has been selected (WTIMn bit = 0), the output level of the \overline{ACK} signal must be determined prior to wait cancellation.

(5) Stop condition detection

The INTIICn signal is generated when a stop condition is detected.

17.9 Address Match Detection Method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. The INTIICn signal occurs when a local address has been set to the SVAn register and when the address set to the SVAn register matches the slave address sent by the master device, or when an extension code has been received.

17.10 Error Detection

In I²C bus mode, the status of the serial data bus pin (SDA0n) during data transmission is captured by the IICn register of the transmitting device, so the data of the IICn register prior to transmission can be compared with the transmitted IICn data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

17.11 Extension Code

- When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (IICSn.EXCn bit) is set for extension code reception and an interrupt request signal (INTIICn) is issued at the falling edge of the eighth clock.

The local address stored in the SVAn register is not affected.

- If 11110xx0 is set to the SVAn register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIICn signal occurs at the falling edge of the eighth clock
 - Higher four bits of data match: EXCn bit = 1
 - Seven bits of data match: IICSn.COIn bit = 1
- Since the processing after the interrupt request signal occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set the IICSn.LRELn bit to 1 and the CPU will enter the next communication wait state.

Table 17-7 Extension code bit definitions

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	X	CBUS address
0000 010	X	Address that is reserved for different bus format
1111 0xx	X	10-bit slave address specification

17.12 Arbitration

When several master devices simultaneously output a start condition (when the IICCn.STTn bit is set to 1 before the IICSn.STDn bit is set to 1), communication between the master devices is performed while the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICSn.ALDn bit) is set to 1 via the timing by which the arbitration loss occurred, and the SCL0n and SDA0n lines are both set to high impedance, which releases the bus.

Arbitration loss is detected based on the timing of the next interrupt request signal (the eighth or ninth clock, when a stop condition is detected, etc.) and the setting of the ALDn bit to 1, which is made by software.

For details of interrupt request timing, see “*I²C Interrupt Request Signals (INTIICn)*” on page 488.




Figure 17-13 Arbitration timing example

Table 17-8 Status during arbitration and interrupt request signal generation timing

Status During Arbitration	Interrupt Request Generation Timing
Transmitting address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
Transmitting extension code	
Read/write data after extension code transmission	
Transmitting data	
ACK signal transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is output (when IICn.SPIEn bit = 1) ^{Note 2}
When SDA0n pin is low level while attempting to output restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to output restart condition	When stop condition is output (when IICn.SPIEn bit = 1) ^{Note 2}
When DSA0n pin is low level while attempting to output stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCL0n pin is low level while attempting to output restart condition	

- Note**
1. When the IICn.WTIMn bit = 1, an interrupt request signal occurs at the falling edge of the ninth clock. When the WTIMn bit = 0 and the extension code's slave address is received, an interrupt request signal occurs at the falling edge of the eighth clock.
 2. When there is a possibility that arbitration will occur, set the SPIEn bit to 1 for master device operation.

17.13 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary interrupt request signals from occurring when addresses do not match.

When a start condition is detected, wakeup stand-by mode is set. This wakeup stand-by mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, the IICn.SPIEn bit is set regardless of the wakeup function, and this determines whether interrupt request signals are enabled or disabled.

17.14 Cautions

(1) When IICFn.STCENn bit = 0

Immediately after the I²Cn operation is enabled, the bus communication status (IICFn.IICBSYn bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCLn register.

<2> Set the IICCn.IICEn bit.

<3> Set the IICCn.SPTn bit.

(2) When IICFn.STCENn bit = 1

Immediately after I²Cn operation is enabled, the bus released status (IICBSYn bit = 0) is recognized regardless of the actual bus status. To issue the first start condition (IICCn.STTn bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3)

When the IICC0.IICE0 bit of the microcontroller is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICC0.IICE0 bit to 1 when the SCL00 and SDA00 lines are high level.

(4)

Determine the operation clock frequency by the IICCL0, IICX0, and OCKS0 registers before enabling the operation (IICC0.IICE0 bit = 1). To change the operation clock frequency, clear the IICC0.IICE0 bit to 0 once.

(5)

After the IICC0.STT0 and IICC0.SPT0 bits have been set to 1, they must not be re-set without being cleared to 0 first.

(6)


If transmission has been reserved, set the IICCN.SPIE0 bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait state will be released by writing communication data to I2C0, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait state because an interrupt request was not generated.

However, it is not necessary to set the SPIE0 bit to 1 for the software to detect the IICS0.MSTS0 bit."

17.15 Communication Operations

17.15.1 Master operation 1

The following shows the flowchart for master communication when the communication reservation function is enabled (IICFn.IICRSVn bit = 0) and the master operation is started after a stop condition is detected (IICFn.STCENn bit = 0).



17.15.2 Master operation 2

The following shows the flowchart for master communication when the communication reservation function is disabled (IICRSVn bit = 1) and the master operation is started without detecting a stop condition (STCENn bit = 1).




Figure 17-15 Master operation flowchart (2)

17.15.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIICn interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIICn interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.




Figure 17-16 Software outline during slave operation

Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of INTIICn signal.

(1) Communication mode flag

This flag indicates the following communication statuses.

- Clear mode:
Data communication not in progress
- Communication mode
Data communication in progress (valid address detection stop condition detection, ACK signal from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIICn interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clear processing (the address match is regarded as a request for the next data).

(3) Communication direction flag

This flag indicates the direction of communication and is the same as the value of IICSn.TRCn bit.

The following shows the operation of the main processing block during slave operation.

Start I²Cn and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning $\overline{\text{ACK}}$ signal. When the master device stops returning $\overline{\text{ACK}}$ signal, transfer is complete.

For reception, receive the required number of data and do not return $\overline{\text{ACK}}$ signal for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.




Figure 17-17 Slave operation flowchart (1)

The following shows an example of the processing of the slave device by an INTIICn interrupt (it is assumed that no extension codes are used here).

During an INTIICn interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the IIC0n bus remains in the wait status.

Note <1> to <3> in the above correspond to <1> to <3> in *Figure 17-18*.




Figure 17-18 Slave operation flowchart (2)

17.16 Timing of Data Communication

When using I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the IICSn.TRCn bit, which specifies the data transfer direction, and then starts serial communication with the slave device.

The shift operation of the IICn register is synchronized with the falling edge of the serial clock pin (SCL0n). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0n pin.

Data input via the SDA0n pin is captured by the IICn register at the rising edge of the SCL0n pin.

The data communication timing is shown below.




Figure 17-19 Example of master to slave communication
(when 9-clock wait is selected for both master and slave) (1/3)
start condition ~ address

Note To cancel slave wait, write FFH to IICn or set WRELn.




Figure 17-20 Example of master to slave communication
(when 9-clock wait is selected for both master and slave) (2/3)
(b) data

Note To cancel slave wait, write FFH to IICn or set WRELn.




Figure 17-21 Example of master to slave communication
(when 9-clock wait is selected for both master and slave) (3/3)
(c) stop condition

Note To cancel slave wait, write FFH to IICn or set WRELn.




Figure 17-22 Example of slave to master communication
(when 9-clock wait is selected for both master and slave) (1/3)
(a) start condition ~ address

Note To cancel master wait, write FFH to IICn or set WRELn.




Figure 17-23 Example of slave to master communication
(when 9-clock wait is selected for both master and slave) (2/3)
(b) data

Note To cancel master wait, write FFH to IICn or set WRELn.




Figure 17-24 Example of slave to master communication
(when 9-clock wait is selected for both master and slave) (3/3)
(c) stop condition

Note To cancel master wait, write FFH to IICn or set WRELn.

Chapter 18 CAN Controller (CAN)

These microcontrollers feature an on-chip n-channel CAN (Controller Area Network) controller that complies with the CAN protocol as standardized in ISO 11898.

The number of CAN channels is given in the table below:

CAN	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
Channels	1		
Names	CAN0		

Throughout this chapter, the individual channels of CAN are identified by “n”, for example, C0GMCTRL for the CAN0 global control register.

Throughout this chapter, the CAN message buffer registers are identified by “m” (m = 0 to 31), for example C0MDATA4m for CAN0 message data byte 4 of message buffer register m.

18.1 Features

- Compliant with ISO 11898 and tested according to ISO/DIS 16845 (CAN conformance test)
- Standard frame and extended frame transmission/reception enabled
- Transfer rate: 1 Mbps max. (if CAN clock input ≥ 8 MHz, for 32 channels)
- 32 message buffers per channel
- Receive/transmit history list function
- Automatic block transmission function
- Multi-buffer receive block function
- Mask setting of four patterns is possible for each channel
- Data bit time, communication baud rate and sample point can be controlled by CAN module bit-rate prescaler register (CnBRP) and bit rate register (CnBTR)
 - As an example the following sample-point configurations can be configured:
 - 66.7%, 70.0%, 75.0%, 80.0%, 81.3%, 85.0%, 87.5%
 - Baud rates in the range of 10 kbps up to 1000 kbps can be configured
- Enhanced features:
 - Each message buffer can be configured to operate as a transmit or a receive message buffer
 - Transmission priority is controlled by the identifier or by mailbox number (selectable)
 - A transmission request can be aborted by clearing the dedicated Transmit-Request flag of the concerned message buffer.
 - Automatic block transmission operation mode (ABT)
 - Time stamp function for CAN channels 0 to n in collaboration with timers TAA0 to TAA_n capture channels

18.1.1 Overview of functions

Table 18-1 presents an overview of the CAN Controller functions.

Table 18-1 Overview of functions

Function	Details
Protocol	CAN protocol ISO 11898 (standard and extended frame transmission/reception)
Baud rate	Maximum 1 Mbps (CAN clock input ≥ 8 MHz)
Data storage	Storing messages in the CAN RAM
Number of messages	<ul style="list-style-type: none"> 32 message buffers per channel Each message buffer can be set to be either a transmit message buffer or a receive message buffer.
Message reception	<ul style="list-style-type: none"> Unique ID can be set to each message buffer. Mask setting of four patterns is possible for each channel. A receive completion interrupt is generated each time a message is received and stored in a message buffer. Two or more receive message buffers can be used as a FIFO receive buffer (multi-buffer receive block function). Receive history list function
Message transmission	<ul style="list-style-type: none"> Unique ID can be set to each message buffer. Transmit completion interrupt for each message buffer Message buffer number 0 to 7 specified as the transmit message buffer can be set for automatic block transfer. Message transmission interval is programmable (automatic block transmission function (hereafter referred to as "ABT")). Transmission history list function
Remote frame processing	Remote frame processing by transmit message buffer
Time stamp function	<ul style="list-style-type: none"> The time stamp function can be set for a message reception when a 16-bit timer is used in combination. Time stamp capture trigger can be selected (SOF or EOF in a CAN message frame can be detected.). The time stamp function can be set for a transmit message.
Diagnostic function	<ul style="list-style-type: none"> Readable error counters "Valid protocol operation flag" for verification of bus connections Receive-only mode Single-shot mode CAN protocol error type decoding Self-test mode
Release from bus-off state	<ul style="list-style-type: none"> Forced release from bus-off (by ignoring timing constraint) possible by software. No automatic release from bus-off (software must re-enable).
Power save mode	<ul style="list-style-type: none"> CAN Sleep mode (can be woken up by CAN bus) CAN Stop mode (cannot be woken up by CAN bus)

18.1.2 Configuration

The CAN Controller is composed of the following four blocks.

- **NPB interface**
This functional block provides an NPB (NEC Peripheral I/O Bus) interface and means of transmitting and receiving signals between the CAN module and the host CPU.
- **MCM (Memory Control Module)**
This functional block controls access to the CAN protocol layer and to the CAN RAM within the CAN module.
- **CAN protocol layer**
This functional block is involved in the operation of the CAN protocol and its related settings.
- **CAN RAM**
This is the CAN memory functional block, which is used to store message IDs, message data, etc.




Figure 18-1 Block diagram of CAN module

18.2 CAN Protocol

CAN (Controller Area Network) is a high-speed multiplex communication protocol for real-time communication in automotive applications (class C). CAN is prescribed by ISO 11898. For details, refer to the ISO 11898 specifications.

The CAN specification is generally divided into two layers: a physical layer and a data link layer. In turn, the data link layer includes logical link and medium access control. The composition of these layers is illustrated below.




Figure 18-2 Composition of layers

Note CAN Controller specification

18.2.1 Frame format

(1) Standard format frame

- The standard format frame uses 11-bit identifiers, which means that it can handle up to 2,048 messages.

(2) Extended format frame

- The extended format frame uses 29-bit (11 bits + 18 bits) identifiers, which increases the number of messages that can be handled to $2,048 \times 2^{18}$ messages.
- An extended format frame is set when “recessive level” (CMOS level of “1”) is set for both the SRR and IDE bits in the arbitration field.

18.2.2 Frame types

The following four types of frames are used in the CAN protocol.

Table 18-2 Frame types

Frame Type	Description
Data frame	Frame used to transmit data
Remote frame	Frame used to request a data frame
Error frame	Frame used to report error detection
Overload frame	Frame used to delay the next data frame or remote frame

(1) Bus value

The bus values are divided into dominant and recessive.

- Dominant level is indicated by logical 0.
- Recessive level is indicated by logical 1.
- When a dominant level and a recessive level are transmitted simultaneously, the bus value becomes dominant level.

18.2.3 Data frame and remote frame

(1) Data frame

A data frame is composed of seven fields.




Figure 18-3 Data frame

Note D: Dominant = 0
R: Recessive = 1

(2) Remote frame

A remote frame is composed of six fields.




Figure 18-4 Remote frame

- Note**
1. The data field is not transferred even if the control field's data length code is not "0000_B".
 2. D: Dominant = 0
R: Recessive = 1

(3) Description of fields**(a) Start of frame (SOF)**

The start of frame field is located at the start of a data frame or remote frame.




Figure 18-5 Start of frame (SOF)

- Note**
- D: Dominant = 0
R: Recessive = 1

- If dominant level is detected in the bus idle state, a hard-synchronization is performed (the current TQ is assigned to be the SYNC segment).
- If dominant level is sampled at the sample point following such a hard-synchronization, the bit is assigned to be a SOF. If recessive level is detected, the protocol layer returns to the bus idle state and regards the preceding dominant pulse as a disturbance only. No error frame is generated in such case.

(b) Arbitration field

The arbitration field is used to set the priority, data frame/remote frame, and frame format.




Figure 18-6 Arbitration field (in standard format mode)

- Caution**
1. ID28 to ID18 are identifiers.
 2. An identifier is transmitted MSB first.

Note D: Dominant = 0
R: Recessive = 1




Figure 18-7 Arbitration field (in extended format mode)

- Caution**
1. ID28 to ID18 are identifiers.
 2. An identifier is transmitted MSB first.

Note D: Dominant = 0
R: Recessive = 1

Table 18-3 RTR frame settings

Frame type	RTR bit
Data frame	0 (D)
Remote frame	1 (R)

Table 18-4 Frame format setting (IDE bit) and number of identifier (ID) bits

Frame format	SRR bit	IDE bit	Number of bits
Standard format mode	None	0 (D)	11 bits
Extended format mode	1 (R)	1 (R)	29 bits

(c) Control field

The control field sets “DLC” as the number of data bytes in the data field (DLC = 0 to 8).




Figure 18-8 Control field

Note D: Dominant = 0
R: Recessive = 1

In a standard format frame, the control field's IDE bit is the same as the r1 bit.

Table 18-5 Data length setting

Data length code				Data byte count
DLC3	DLC2	DLC1	DLC0	
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	0	0	0	8 bytes
Other than above				8 bytes regardless of the value of DLC3 to DLC0

Caution In the remote frame, there is no data field even if the data length code is not 0000_B.

(d) Data field

The data field contains the amount of data (byte units) set by the control field. Up to 8 units of data can be set.




Figure 18-9 Data field

Note D: Dominant = 0
R: Recessive = 1

(e) CRC field

The CRC field is a 16-bit field that is used to check for errors in transmit data.




Figure 18-10 CRC field

Note D: Dominant = 0
R: Recessive = 1

- The polynomial $P(X)$ used to generate the 15-bit CRC sequence is expressed as follows.

$$P(X) = X^{15} + X^{14} + X^{10} + X^8 + X^7 + X^4 + X^3 + 1$$

- Transmitting node:** Transmits the CRC sequence calculated from the data (before bit stuffing) in the start of frame, arbitration field, control field, and data field.
- Receiving node:** Compares the CRC sequence calculated using data bits that exclude the stuffing bits in the receive data with the CRC sequence in the CRC field. If the two CRC sequences do not match, the node issues an error frame.

(f) ACK field

The ACK field is used to acknowledge normal reception.




Figure 18-11 ACK field

Note D: Dominant = 0
R: Recessive = 1

- If no CRC error is detected, the receiving node sets the ACK slot to the dominant level.
- The transmitting node outputs two recessive-level bits.

(g) End of frame (EOF)

The end of frame field indicates the end of data frame/remote frame.




Figure 18-12 End of frame (EOF)

Note D: Dominant = 0
R: Recessive = 1

(h) Interframe space

The interframe space is inserted after a data frame, remote frame, error frame, or overload frame to separate one frame from the next.

- The bus state differs depending on the error status.

- **Error active node**

The interframe space consists of a 3-bit intermission field and a bus idle field.




Figure 18-13 Interframe space (error active node)

- Note**
1. Bus idle: State in which the bus is not used by any node.
 2. D: Dominant = 0
R: Recessive = 1

– **Error passive node**

The interframe space consists of an intermission field, a suspend transmission field, and a bus idle field.




Figure 18-14 Interframe space (error passive node)

- Note**
1. Bus idle: State in which the bus is not used by any node.
Suspend transmission: Sequence of 8 recessive-level bits transmitted from the node in the error passive status.
 2. D: Dominant = 0
R: Recessive = 1

Usually, the intermission field is 3 bits. If the transmitting node detects a dominant level at the third bit of the intermission field, however, it executes transmission.

- Operation in error status

Table 18-6 Operation in error status

Error status	Operation
Error active	A node in this status can transmit immediately after a 3-bit intermission.
Error passive	A node in this status can transmit 8 bits after the intermission.

18.2.4 Error frame

An error frame is output by a node that has detected an error.




Figure 18-15 Error frame

Note D: Dominant = 0
R: Recessive = 1

Table 18-7 Definition of error frame fields

No.	Name	Bit count	Definition
<1>	Error flag 1	6	Error active node: Outputs 6 dominant-level bits consecutively. Error passive node: Outputs 6 recessive-level bits consecutively. If another node outputs a dominant level while one node is outputting a passive error flag, the passive error flag is not cleared until the same level is detected 6 bits in a row.
<2>	Error flag 2	0 to 6	Nodes receiving error flag 1 detect bit stuff errors and issues this error flag.
<3>	Error delimiter	8	Outputs 8 recessive-level bits consecutively. If a dominant level is detected at the 8th bit, an overload frame is transmitted from the next bit.
<4>	Error bit	–	The bit at which the error was detected. The error flag is output from the bit next to the error bit. In the case of a CRC error, this bit is output following the ACK delimiter.
<5>	Interframe space/ overload frame	–	An interframe space or overload frame starts from here.

18.2.5 Overload frame

An overload frame is transmitted under the following conditions.

- When the receiving node has not completed the reception operation
- If a dominant level is detected at the first two bits during intermission
- If a dominant level is detected at the last bit (7th bit) of the end of frame or at the last bit (8th bit) of the error delimiter/overload delimiter

Note The CAN is internally fast enough to process all received frames not generating overload frames.




Figure 18-16 Overload frame

Note D: Dominant = 0
R: Recessive = 1

Table 18-8 Definition of overload frame fields

No	Name	Bit count	Definition
<1>	Overload flag	6	Outputs 6 dominant-level bits consecutively.
<2>	Overload flag from other node	0 to 6	The node that received an overload flag in the interframe space outputs an overload flag.
<3>	Overload delimiter	8	Outputs 8 recessive-level bits consecutively. If a dominant level is detected at the 8th bit, an overload frame is transmitted from the next bit.
<4>	Frame	—	Output following an end of frame, error delimiter, or overload delimiter.
<5>	Interframe space/overload frame	—	An interframe space or overload frame starts from here.

18.3 Functions

18.3.1 Determining bus priority

(1) When a node starts transmission:

- During bus idle, the node that output data first transmits the data.

(2) When more than one node starts transmission:

- The node that consecutively outputs the dominant level for the longest from the first bit of the arbitration field has the bus priority (if a dominant level and a recessive level are simultaneously transmitted, the dominant level is taken as the bus value).
- The transmitting node compares its output arbitration field and the data level on the bus.

Table 18-9 Determining bus priority

Level match	Continuous transmission
Level mismatch	Stops transmission at the bit where mismatch is detected and starts reception at the following bit

(3) Priority of data frame and remote frame

- When a data frame and a remote frame are on the bus, the data frame has priority because its RTR bit, the last bit in the arbitration field, carries a dominant level.

Note If the extended-format data frame and the standard-format remote frame conflict on the bus (if ID28 to ID18 of both of them are the same), the standard-format remote frame takes priority.

18.3.2 Bit stuffing

Bit stuffing is used to establish synchronization by appending 1 bit of inverted-level data if the same level continues for 5 bits, in order to prevent a burst error.

Table 18-10 Bit stuffing

Transmission	During the transmission of a data frame or remote frame, when the same level continues for 5 bits in the data between the start of frame and the ACK field, 1 inverted-level bit of data is inserted before the following bit.
Reception	During the reception of a data frame or remote frame, when the same level continues for 5 bits in the data between the start of frame and the ACK field, reception is continued after deleting the next bit.

18.3.3 Multi masters

As the bus priority (a node acquiring transmit functions) is determined by the identifier, any node can be the bus master.

18.3.4 Multi cast

Although there is one transmitting node, two or more nodes can receive the same data at the same time because the same identifier can be set to two or more nodes.

18.3.5 CAN sleep mode/CAN stop mode function

The CAN sleep mode/CAN stop mode function puts the CAN Controller in waiting mode to achieve low power consumption.

The controller is woken up from the CAN sleep mode by bus operation but it is not woken up from the CAN stop mode by bus operation (the CAN stop mode is controlled by CPU access).

18.3.6 Error control function

(1) Error types

Table 18-11 Error types

Type	Description of error		Detection state	
	Detection method	Detection condition	Transmission/reception	Field/frame
Bit error	Comparison of the output level and level on the bus (except stuff bit)	Mismatch of levels	Transmitting/receiving node	Bit that is outputting data on the bus at the start of frame to end of frame, error frame and overload frame.
Stuff error	Check of the receive data at the stuff bit	6 consecutive bits of the same output level	Receiving node	Start of frame to CRC sequence
CRC error	Comparison of the CRC sequence generated from the receive data and the received CRC sequence	Mismatch of CRC	Receiving node	CRC field
Form error	Field/frame check of the fixed format	Detection of fixed format violation	Receiving node	CRC delimiter ACK field End of frame Error frame Overload frame
ACK error	Check of the ACK slot by the transmitting node	Detection of recessive level in ACK slot	Transmitting node	ACK slot

(2) Output timing of error frame**Table 18-12** Output timing of error frame

Type	Output timing
Bit error, stuff error, form error, ACK error	Error frame output is started at the timing of the bit following the detected error.
CRC error	Error frame output is started at the timing of the bit following the ACK delimiter.

(3) Processing in case of error

The transmission node re-transmits the data frame or remote frame after the error frame. (However, it does not re-transmit the frame in the single-shot mode.)

(4) Error state**(a) Types of error states**

The following three types of error states are defined by the CAN specification:

- Error active
- Error passive
- Bus-off

These types of error states are classified by the values of the TEC7 to TEC0 bits (transmission error counter bits) and the REC6 to REC0 bits (reception error counter bits) as shown in *Table 18-13*.

The present error state is indicated by the CAN module information register (CnINFO).

When each error counter value becomes equal to or greater than the error warning level (96), the TECS0 or RECS0 bit of the CnINFO register is set to 1. In this case, the bus state must be tested because it is considered that the bus has a serious fault. An error counter value of 128 or more indicates an error passive state and the TECS1 or RECS1 bit of the CnINFO register is set to 1.

- If the value of the transmission error counter is greater than or equal to 256 (actually, the transmission error counter does not indicate a value greater than or equal to 256), the bus-off state is reached and the BOFF bit of the CnINFO register is set to 1.
- If only one node is active on the bus at startup (i.e., a particular case such as when the bus is connected only to the local station), ACK is not returned even if data is transmitted. Consequently, re-transmission of the error frame and data is repeated. In the error passive state, however, the transmission error counter is not incremented and the bus-off state is not reached.

Table 18-13 Types of error states

Type	Operation	Value of error counter	Indication of CnINFO register	Operation specific to error state
Error active	Transmission	0 to 95	TECS1, TECS0 = 00	Outputs an active error flag (6 consecutive dominant-level bits) on detection of the error.
	Reception	0 to 95	RECS1, RECS0 = 00	
	Transmission	96 to 127	TECS1, TECS0 = 01	
	Reception	96 to 127	RECS1, RECS0 = 01	
Error passive	Transmission	128 to 255	TECS1, TECS0 = 11	Outputs a passive error flag (6 consecutive recessive-level bits) on detection of the error. Transmits 8 recessive-level bits, in between transmissions, following an intermission (suspend transmission).
	Reception	128 or more	RECS1, RECS0 = 11	
Bus-off	Transmission	256 or more (not indicated) ^{Note}	BOFF = 1, TECS1, TECS0 = 11	Communication is not possible. Messages are not stored when receiving frames, however, the following operations of <1>, <2>, and <3> are done. <1> TSOUT toggles. <2> REC is incremented/decremented. <3> VALID bit is set. If the CAN module is entered to the initialization mode and then transition request to any operation mode is made, and when 11 consecutive recessive-level bits are detected 128 times, the error counter is reset to 0 and the error active state can be restored.

Note The value of the transmission error counter (TEC) is invalid when the BOFF bit is set to 1. If an error that increments the value of the transmission error counter by +8 while the counter value is in a range of 248 to 255, the counter is not incremented and the bus-off state is assumed.

(b) Error counter

The error counter counts up when an error has occurred, and counts down upon successful transmission and reception. The error counter is updated immediately after error detection.

Table 18-14 Error counter

State	Transmission error counter (TEC7 to TEC0 bits)	Reception error counter (REC6 to REC0 bits)
Receiving node detects an error (except bit error in the active error flag or overload flag).	No change	+1 (when REPS = 0)
Receiving node detects dominant level following error flag of error frame.	No change	+8 (when REPS = 0)
Transmitting node transmits an error flag. [As exceptions, the error counter does not change in the following cases.] <1> ACK error is detected in error passive state and dominant level is not detected while the passive error flag is being output. <2> A stuff error is detected in an arbitration field that transmitted a recessive level as a stuff bit, but a dominant level is detected.	+8	No change
Bit error detection while active error flag or overload flag is being output (error-active transmitting node)	+8	No change
Bit error detection while active error flag or overload flag is being output (error-active receiving node)	No change	+8 (REPS bit = 0)
When the node detects 14 consecutive dominant-level bits from the beginning of the active error flag or overload flag, and then subsequently detects 8 consecutive dominant-level bits. When the node detects 8 consecutive dominant levels after a passive error flag	+8 (transmitting)	+8 (during reception, when REPS = 0)
When the transmitting node has completed transmission without error (±0 if error counter = 0)	−1	No change
When the receiving node has completed reception without error	No change	<ul style="list-style-type: none"> −1 (1 ≤ REC6 to REC0 ≤ 127, when REPS = 0) ±0 (REC6 to REC0 = 0, when REPS = 0) Value of 119 to 127 is set (when REPS = 1)

(c) Occurrence of bit error in intermission

An overload frame is generated.

Caution If an error occurs, it is controlled according to the contents of the transmission error counter and reception error counter before the error occurred. The value of the error counter is incremented after the error flag has been output.

(5) Recovery from bus-off state

When the CAN module is in the bus-off state, the CAN module permanently sets its output signals (CTXDn) to recessive level.

The CAN module recovers from the bus-off state in the following bus-off recovery sequence.

1. **A request to enter the CAN initialization mode**
2. **A request to enter a CAN operation mode**
 - (a) Recovery operation through normal recovery sequence
 - (b) Forced recovery operation that skips recovery sequence

(a) Recovery from bus-off state through normal recovery sequence

The CAN module first issues a request to enter the initialization mode (refer too timing <1> in *Figure 18-17 on page 547*). This request will be immediately acknowledged, and the OPMODE bits of the CnCTRL register are cleared to 000_B. Processing such as analyzing the fault that has caused the bus-off state, re-defining the CAN module and message buffer using application software, or stopping the operation of the CAN module can be performed by clearing the GOM bit to 0.

Next, the module requests to change the mode from the initialization mode to an operation mode (refer to timing <2> in *Figure 18-17 on page 547*). This starts an operation to recover the CAN module from the bus-off state. The conditions under which the module can recover from the bus-off state are defined by the CAN protocol ISO 11898, and it is necessary to detect 11 consecutive recessive-level bits 128 times. At this time, the request to change the mode to an operation mode is held pending until the recovery conditions are satisfied. When the recovery conditions are satisfied (refer to timing <3> in *Figure 18-17 on page 547*), the CAN module can enter the operation mode it has requested. Until the CAN module enters this operation mode, it stays in the initialization mode. Completion to be requested operation mode can be confirmed by reading the OPMODE bits of the CnCTRL register.

During the bus-off period and bus-off recovery sequence, the BOFF bit of the CnINFO register stays set (to 1). In the bus-off recovery sequence, the reception error counter (REC[6:0]) counts the number of times 11 consecutive recessive-level bits have been detected on the bus. Therefore, the recovery state can be checked by reading REC[6:0].

-
- Caution**
1. In the bus-off recovery sequence, REC[6:0] counts up (+1) each time 11 consecutive recessive-level bits have been detected. Even during the bus-off period, the CAN module can enter the CAN sleep mode or CAN stop mode. To start the bus-off recovery sequence, it is necessary to transit to the initialization mode once. However, when the CAN module is in either CAN sleep mode or CAN stop mode, transition request to the initialization mode is not accepted, thus you have to release the CAN sleep mode first. In this case, as soon as the CAN sleep mode is released, the bus-off recovery sequence starts and no transition to initialization mode is necessary. If the can module detects a dominant edge on the CAN bus while in sleep mode even during bus-off, the sleep mode will be left and the bus-off recovery sequence will start.
 2. During the bus-off recovery sequence, when the request to change the mode from the initialization mode to an operation mode is generated to execute the buss-off recovery sequence again, the reception error counter (REC [6:0]) is cleared. In this case, it is required to detect 11 consecutive recessive-level bits 128 times again on the bus.




Figure 18-17 Recovery from bus-off state through normal recovery sequence

(b) Forced recovery operation that skips bus-off recovery sequence

The CAN module can be forcibly released from the bus-off state, regardless of the bus state, by skipping the bus-off recovery sequence. Here is the procedure.

First, the CAN module requests to enter the initialization mode. For the operation and points to be noted at this time, "*Recovery from bus-off state through normal recovery sequence*" on page 546.

Next, the module requests to enter an operation mode. At the same time, the CCERC bit of the CnCTRL register must be set to 1.

As a result, the bus-off recovery sequence defined by the CAN protocol ISO 11898 is skipped, and the module immediately enters the operation mode. In this case, the module is connected to the CAN bus after it has monitored 11 consecutive recessive-level bits. For details, refer to the processing in *Figure 18-54 on page 656*.

Caution This function is not defined by the CAN protocol ISO 11898. When using this function, thoroughly evaluate its effect on the network system.

(6) Initializing CAN module error counter register (CnERC) in initialization mode

If it is necessary to initialize the CAN module error counter register (CnERC) and CAN module information register (CnINFO) for debugging or evaluating a program, they can be initialized to the default value by setting the CCERC bit of the CnCTRL register in the initialization mode. When initialization has been completed, the CCERC bit is automatically cleared to 0.

-
- Caution**
1. This function is enabled only in the initialization mode. Even if the CCERC bit is set to 1 in a CAN operation mode, the CnERC and CnINFO registers are not initialized.
 2. The CCERC bit can be set at the same time as the request to enter a CAN operation mode.
-

18.3.7 Baud rate control function

(1) Prescaler

The CAN controller has a prescaler that divides the clock (f_{CAN}) supplied to CAN. This prescaler generates a CAN protocol layer basic system clock (f_{TQ}) derived from the CAN module system clock (f_{CANMOD}), and divided by 1 to 256 (“CnBRP - CANn module bit rate prescaler register” on page 580).

(2) Data bit time (8 to 25 time quanta)

One data bit time is defined as shown in Figure 18-18 on page 549.

The CAN Controller sets time segment 1, time segment 2, and reSynchronization Jump Width (SJW) of data bit time, as shown in Figure 18-18. Time segment 1 is equivalent to the total of the propagation (prop) segment and phase segment 1 that are defined by the CAN protocol specification. Time segment 2 is equivalent to phase segment 2.




Figure 18-18 Segment setting

Table 18-15 Segment setting

Segment name	Settable range	Notes on setting to conform to CAN specification
Time segment 1 (TSEG1)	2TQ to 16TQ	-
Time segment 2 (TSEG2)	1TQ to 8TQ	IPT of the CAN controller is 0TQ. To conform to the CAN protocol specification, therefore, a length less or equal to phase segment 1 must be set here. This means that the length of time segment 1 minus 1TQ is the settable upper limit of time segment 2.
Resynchronization Jump Width (SJW)	1TQ to 4TQ	The length of time segment 1 minus 1TQ or 4 TQ, whichever is smaller.

Note 1. IPT: Information Processing Time

2. TQ: Time Quanta

Reference: The CAN protocol specification defines the segments constituting the data bit time as shown in Figure 18-19.




Figure 18-19 Configuration of data bit time defined by CAN specification

Table 18-16 Configuration of data bit time defined by CAN specification

Segment name	Settable range	Notes on setting to conform to CAN specification
Sync segment (Synchronization segment)	1	This segment starts at the edge where the level changes from recessive to dominant when hardware synchronization is established.
Prop segment	Programmable to 1 to 8 or more	This segment absorbs the delay of the output buffer, CAN bus, and input buffer.
Phase segment 1	Programmable to 1 to 8	The length of this segment is set so that ACK is returned before the start of phase segment 1. Time of prop segment \geq (Delay of output buffer) + $2 \times$ (Delay of CAN bus) + (Delay of input buffer) This segment compensates for an error of data bit time. The longer this segment, the wider the permissible range but the slower the communication speed.
Phase segment 2	Phase segment 1 or IPT, whichever greater	
SJW	Programmable from 1TQ to length of segment 1 or 4TQ, whichever is smaller	This width sets the upper limit of expansion or contraction of the phase segment during resynchronization.

Note IPT: Information Processing Time

(3) Synchronizing data bit

- The receiving node establishes synchronization by a level change on the bus because it does not have a sync signal.
- The transmitting node transmits data in synchronization with the bit timing of the transmitting node.

(a) Hardware synchronization

This synchronization is established when the receiving node detects the start of frame in the interframe space.

- When a falling edge is detected on the bus, that TQ means the sync segment and the next segment is the prop segment. In this case, synchronization is established regardless of SJW.




Figure 18-20 Adjusting synchronization of data bit

(b) Resynchronization

Synchronization is established again if a level change is detected on the bus during reception (only if a recessive level was sampled previously).

- The phase error of the edge is given by the relative position of the detected edge and sync segment.

<Sign of phase error>

0: If the edge is within the sync segment

Positive: If the edge is before the sample point (phase error)

Negative: If the edge is after the sample point (phase error)

If phase error is positive: Phase segment 1 is lengthened by specified SJW.

If phase error is negative: Phase segment 2 is shortened by specified SJW.

- The sample point of the data of the receiving node moves relatively due to the “discrepancy” in the baud rate between the transmitting node and receiving node.




Figure 18-21 Resynchronization

18.4 Connection with Target System

The CAN module has to be connected to the CAN bus using an external transceiver.




Figure 18-22 Connection to CAN bus

18.5 Internal Registers of CAN Controller

18.5.1 CAN module register and message buffer addresses

In this chapter all register and message buffer addresses are defined as address offsets to different base addresses.

Since all registers are accessed via the programmable peripheral area the bottom address is defined by the BPC register (refer to “*Programmable peripheral I/O area*” on page 153 or to “*Programmable peripheral I/O area (PPA)*” on page 297).

The addresses given in the following tables are offsets to the programmable peripheral area base address PBA.

The setting of BPC is fixed to 8FFB_H. This setting defines the programmable peripheral area base address

$$\text{PBA} = 03\text{FE C}000_{\text{H}}$$

Table 18-17 lists all base addresses used throughout this chapter.

Table 18-17 CAN module base addresses

Base address name	Base address of	Address	Address for BPC =8FFB _H
C0RBaseAddr	CAN0 registers	PBA + 000 _H	03FE C000 _H
COMBaseAddr	CAN0 message buffers	PBA + 100 _H	03FE C100 _H

In the following <CnRBaseAddr> respectively <CnMBaseAddr> are used for the base address names for CAN channel n.

18.5.2 CAN Controller configuration

Table 18-18 List of CAN Controller registers

Item	Register Name
CAN global registers	CANn global control register (CnGMCTRL)
	CANn global clock selection register (CnGMCS)
	CANn global automatic block transmission control register (CnGMABT)
	CANn global automatic block transmission delay setting register (CnGMABTD)
CAN module registers	CANn module mask 1 register (CnMASK1L, CnMASK1H)
	CANn module mask 2 register (CnMASK2L, CnMASK2H)
	CANn module mask 3 register (CnMASK3L, CnMASK3H)
	CANn module mask 4 registers (CnMASK4L, CnMASK4H)
	CANn module control register (CnCTRL)
	CANn module last error information register (CnLEC)
	CANn module information register (CnINFO)
	CANn module error counter register (CnERC)
	CANn module interrupt enable register (CnIE)
	CANn module interrupt status register (CnINTS)
	CANn module bit rate prescaler register (CnBRP)
	CANn module bit rate register (CnBTR)
	CANn module last in-pointer register (CnLIPT)
	CANn module receive history list register (CnRGPT)
	CANn module last out-pointer register (CnLOPT)
	CANn module transmit history list register (CnTGPT)
	CANn module time stamp register (CnTS)
Message buffer registers	CANn message data byte 01 register m (CnMDATA01m)
	CANn message data byte 0 register m (CnMDATA0m)
	CANn message data byte 1 register m (CnMDATA1m)
	CANn message data byte 23 register m (CnMDATA23m)
	CANn message data byte 2 register m (CnMDATA2m)
	CANn message data byte 3 register m (CnMDATA3m)
	CANn message data byte 45 register m (CnMDATA45m)
	CANn message data byte 4 register m (CnMDATA4m)
	CANn message data byte 5 register m (CnMDATA5m)
	CANn message data byte 67 register m (CnMDATA67m)
	CANn message data byte 6 register m (CnMDATA6m)
	CANn message data byte 7 register m (CnMDATA7m)
	CANn message data length register m (CnMDLCm)
	CANn message configuration register m (CnMCONFm)
	CANn message ID register m (CnMIDLm, CnMIDHm)
	CANn message control register m (CnMCTRLm)

18.5.3 CAN registers overview

(1) CAN0 module registers

The following table lists the address offsets to the CAN0 register base address:

C0RBaseAddr = PBA

Table 18-19 CAN0 global and module registers

Address offset	Register name	Symbol	R/W	Access			After reset
				1-bit	8-bit	16-bit	
000 _H	CAN0 global control register	C0GCTRL	R/W			√	0000 _H
002 _H	CAN0 global clock selection register	C0GMCS			√		0F _H
006 _H	CAN0 global automatic block transmission register	C0GMABT				√	0000 _H
008 _H	CAN0 global automatic block transmission delay register	C0GMABTD			√		00 _H
040 _H	CAN0 module mask 1 register	C0MASK1L				√	Undefined
042 _H		C0MASK1H				√	Undefined
044 _H	CAN0 module mask 2 register	C0MASK2L				√	Undefined
046 _H		C0MASK2H				√	Undefined
048 _H	CAN0 module mask 3 register	C0MASK3L				√	Undefined
04A _H		C0MASK3H				√	Undefined
04C _H	CAN0 module mask 4 register	C0MASK4L				√	Undefined
04E _H		C0MASK4H				√	Undefined
050 _H	CAN0 module control register	C0CTRL				√	0000 _H
052 _H	CAN0 module last error code register	C0LEC			√		00 _H
053 _H	CAN0 module information register	C0INFO	R		√		00 _H
054 _H	CAN0 module error counter register	C0ERC				√	0000 _H
056 _H	CAN0 module interrupt enable register	C0IE	R/W			√	0000 _H
058 _H	CAN0 module interrupt status register	C0INTS				√	0000 _H
05A _H	CAN0 module bit-rate prescaler register	C0BRP			√		FF _H
05C _H	CAN0 module bit-rate register	C0BTR				√	370F _H
05E _H	CAN0 module last in-pointer register	C0LIPT	R		√		Undefined
060 _H	CAN0 module receive history list register	C0RGPT	R/W			√	xx02 _H
062 _H	CAN0 module last out-pointer register	C0LOPT	R		√		Undefined
064 _H	CAN0 module transmit history list register	C0TGPT	R/W			√	xx02 _H
066 _H	CAN0 module time stamp register	C0TS				√	0000 _H

The addresses in the following table denote the address offsets to the CAN #n message buffer base address: CnMBaseAddr, with m being the message buffer number.

Example CAN0, message buffer m = 14 = E_H, byte 6 COMDATA614 has the address E_H x 20_H + 6_H + C0MBaseAddr

Note The message buffer register number m in the register symbols has 2 digits, for example, COMDATA01m = COMDATA0100 for m = 0.

Table 18-20 CAN0 message buffer registers

Address offset	Register name	Symbol	R/W	Access			After reset
				1-bit	8-bit	16-bit	
mx20 _H + 0 _H	CAN #n message data byte 01 register m	CnMDATA01m	R/W			√	Undefined
mx20 _H + 0 _H	CAN #n message data byte 0 register m	CnMDATA0m			√		Undefined
mx20 _H + 1 _H	CAN #n message data byte 1 register m	CnMDATA1m			√		Undefined
mx20 _H + 2 _H	CAN #n message data byte 23 register m	CnMDATA23m				√	Undefined
mx20 _H + 2 _H	CAN #n message data byte 2 register m	CnMDATA2m			√		Undefined
mx20 _H + 3 _H	CAN #n message data byte 3 register m	CnMDATA3m			√		Undefined
mx20 _H + 4 _H	CAN #n message data byte 45 register m	CnMDATA45m				√	Undefined
mx20 _H + 4 _H	CAN #n message data byte 4 register m	CnMDATA4m			√		Undefined
mx20 _H + 5 _H	CAN #n message data byte 5 register m	CnMDATA5m			√		Undefined
mx20 _H + 6 _H	CAN #n message data byte 67 register m	CnMDATA67m				√	Undefined
mx20 _H + 6 _H	CAN #n message data byte 6 register m	CnMDATA6m			√		Undefined
mx20 _H + 7 _H	CAN #n message data byte 7 register m	CnMDATA7m			√		Undefined
mx20 _H + 8 _H	CAN #n message data length register m	CnMDLCm			√		0000 xxxx _B
mx20 _H + 9 _H	CAN #n message configuration register m	CnMCONFm			√		Undefined
mx20 _H + A _H	CAN #n message identifier register m	CnMIDLm				√	Undefined
mx20 _H + C _H		CnMIDHm				√	Undefined
mx20 _H + E _H	CAN #n message control register m	CnMCTRLm				√	0x00 0000 0000 0000 _B

18.5.4 Register bit configuration

Table 18-21 CAN global register bit configuration

Address offset ^a	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8
00 _H	CnGMCTRL (W)	0	0	0	0	0	0	0	Clear GOM
01 _H		0	0	0	0	0	0	Set EFSD	Set GOM
00 _H	CnGMCTRL (R)	0	0	0	0	0	0	EFSD	GOM
01 _H		MBON	0	0	0	0	0	0	0
02 _H	CnGMCS	0	0	0	0	CCP3	CCP2	CCP1	CCP0
06 _H	CnGMABT (W)	0	0	0	0	0	0	0	Clear ABTTRG
07 _H		0	0	0	0	0	0	Set ABTCLR	Set ABTTRG
06 _H	CnGMABT (R)	0	0	0	0	0	0	ABTCLR	ABTTRG
07 _H		0	0	0	0	0	0	0	0
08 _H	CnGMABTD	0	0	0	0	ABTD3	ABTD2	ABTD1	ABTD0

a) Base address: <CnRBaseAddr>

Table 18-22 CAN module register bit configuration (1/2)

Address offset ^a	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8
40 _H	CnMASK1L	CMID7 to CMID0							
41 _H		CMID15 to CMID8							
42 _H	CnMASK1H	CMID23 to CMID16							
43 _H		0	0	0	CMID28 to CMID24				
44 _H	CnMASK2L	CMID7 to CMID0							
45 _H		CMID15 to CMID8							
46 _H	CnMASK2H	CMID23 to CMID16							
47 _H		0	0	0	CMID28 to CMID24				
48 _H	CnMASK3L	CMID7 to CMID0							
49 _H		CMID15 to CMID8							
4A _H	CnMASK3H	CMID23 to CMID16							
4B _H		0	0	0	CMID28 to CMID24				
4C _H	CnMASK4L	CMID7 to CMID0							
4D _H		CMID15 to CMID8							
4E _H	CnMASK4H	CMID23 to CMID16							
4F _H		0	0	0	CMID28 to CMID24				
50 _H	CnCTRL (W)	0	Clear AL	Clear VALID	Clear PSMODE1	Clear PSMODE0	Clear OPMODE2	Clear OPMODE1	Clear OPMODE0
51 _H		Set CCERC	Set AL	0	Set PSMODE1	Set PSMODE0	Set OPMODE2	Set OPMODE1	Set OPMODE0
50 _H	CnCTRL (R)	CCERC	AL	VALID	PS MODE1	PS MODE0	OP MODE2	OP MODE1	OP MODE0
51 _H		0	0	0	0	0	0	RSTAT	TSTAT

Table 18-22 CAN module register bit configuration (2/2)

Address offset ^a	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8
52 _H	CnLEC (W)	0	0	0	0	0	0	0	0
52 _H	CnLEC (R)	0	0	0	0	0	LEC2	LEC1	LEC0
53 _H	CnINFO	0	0	0	BOFF	TECS1	TECS0	RECS1	RECS0
54 _H	CnERC	TEC7 to TEC0							
55 _H		REPS	REC6 to REC0						
56 _H	CnIE (W)	0	0	Clear CIE5	Clear CIE4	Clear CIE3	Clear CIE2	Clear CIE1	Clear CIE0
57 _H		0	0	Set CIE5	Set CIE4	Set CIE3	Set CIE2	Set CIE1	Set CIE0
56 _H	CnIE (R)	0	0	CIE5	CIE4	CIE3	CIE2	CIE1	CIE0
57 _H		0	0	0	0	0	0	0	0
58 _H	CnINTS (W)	0	0	Clear CINTS5	Clear CINTS4	Clear CINTS3	Clear CINTS2	Clear CINTS1	Clear CINTS0
59 _H		0	0	0	0	0	0	0	0
58 _H	CnINTS (R)	0	0	CINTS5	CINTS4	CINTS3	CINTS2	CINTS1	CINTS0
59 _H		0	0	0	0	0	0	0	0
5A _H	CnBRP	TQPRS7 to TQPRS0							
5C _H	CnBTR	0	0	0	0	TSEG13 to TSEG10			
5D _H		0	0	SJW1, SJW0		0	TSEG22 to TSEG20		
5E _H	CnLIPT	LIPT7 to LIPT0							
60 _H	CnRGPT (W)	0	0	0	0	0	0	0	Clear ROVF
61 _H		0	0	0	0	0	0	0	0
60 _H	CnRGPT (R)	0	0	0	0	0	0	RHPM	ROVF
61 _H		RGPT7 to RGPT0							
F62 _H	CnLOPT	LOPT7 to LOPT0							
64 _H	CnTGPT (W)	0	0	0	0	0	0	0	Clear TOVF
65 _H		0	0	0	0	0	0	0	0
64 _H	CnTGPT (R)	0	0	0	0	0	0	THPM	TOVF
65 _H		TGPT7 to TGPT0							
66 _H	CnTS (W)	0	0	0	0	0	Clear TSLOCK	Clear TSSEL	Clear TSEN
67 _H		0	0	0	0	0	Set TSLOCK	Set TSSEL	Set TSEN
66 _H	CnTS (R)	0	0	0	0	0	TSLOCK	TSSEL	TSEN
67 _H		0	0	0	0	0	0	0	0
68 _H to FF _H	-	Access prohibited (reserved for future use)							

a) Base address: <CnRBaseAddr>

Table 18-23 Message buffer register bit configuration

Address offset ^a	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8
0 _H	CnMDATA0m	Message data (byte 0)							
1 _H		Message data (byte 1)							
0 _H	CnMDATA0m	Message data (byte 0)							
1 _H	CnMDATA1m	Message data (byte 1)							
2 _H	CnMDATA23m	Message data (byte 2)							
3 _H		Message data (byte 3)							
2 _H	CnMDATA2m	Message data (byte 2)							
3 _H	CnMDATA3m	Message data (byte 3)							
4 _H	CnMDATA45m	Message data (byte 4)							
5 _H		Message data (byte 5)							
4 _H	CnMDATA4m	Message data (byte 4)							
5 _H	CnMDATA5m	Message data (byte 5)							
6 _H	CnMDATA67m	Message data (byte 6)							
7 _H		Message data (byte 7)							
6 _H	CnMDATA6m	Message data (byte 6)							
7 _H	CnMDATA7m	Message data (byte 7)							
8 _H	CnMDLcM	0				MDLC3	MDLC2	MDLC1	MDLC0
9 _H	CnMCONFm	OWS	RTR	MT2	MT1	MT0	0	0	MA0
A _H	CnMIDLm	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
B _H		ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
C _H	CnMIDHm	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
D _H		IDE	0	0	ID28	ID27	ID26	ID25	ID24
E _H	CnMCTRLm (W)	0	0	0	Clear MOW	Clear IE	Clear DN	Clear TRQ	Clear RDY
F _H		0	0	0	0	Set IE	0	Set TRQ	Set RDY
E _H	CnMCTRLm (R)	0	0	0	MOW	IE	DN	TRQ	RDY
F _H		0	0	MUC	0	0	0	0	0

a) Base address: <CnMBaseAddr>

Note For calculation of the complete message buffer register addresses refer to “CAN registers overview” on page 555.

18.6 Bit Set/Clear Function

The CAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN interface. An operation error occurs if the following registers are written directly. Do not write any values directly via bit manipulation, read/modify/write, or direct writing of target values.

- CANn global control register (CnGMCTRL)
- CANn global automatic block transmission control register (CnGMABT)
- CANn module control register (CnCTRL)
- CANn module interrupt enable register (CnIE)
- CANn module interrupt status register (CnINTS)
- CANn module receive history list register (CnRGPT)
- CANn module transmit history list register (CnTGPT)
- CANn module time stamp register (CnTS)
- CANn message control register (CnMCTRLm)

All the 16 bits in the above registers can be read via the usual method. Use the procedure described in *Figure 18-23* below to set or clear the lower 8 bits in these registers.

Setting or clearing of lower 8 bits in the above registers is performed in combination with the higher 8 bits (refer to the bit status after set/clear operation is specified in *Figure 18-26*). *Figure 18-23* shows how the values of set bits or clear bits relate to set/clear/no change operations in the corresponding register.




Figure 18-23 Example of bit setting/clearing operations

(1) Bit status after bit setting/clearing operations

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Set 7	Set 6	Set 5	Set 4	Set 3	Set 2	Set 1	Set 0	Clear 7	Clear 6	Clear 5	Clear 4	Clear 3	Clear 2	Clear 1	Clear 0

Set 0 ... 7	Clear 0 ... 7	Status of bit n after bit set/clear operation
0	0	No change
0	1	0
1	0	1
1	1	No change

18.7 Control Registers

(1) CnGMCTRL - CANn global control register

The CnGMCTRL register is used to control the operation of the CAN module.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 000_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnGMCTRL read

15	14	13	12	11	10	9	8
MBON	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	EFSD	GOM

MBON	Bit enabling access to message buffer register, transmit/receive history registers
0	Write access and read access to the message buffer register and the transmit/receive history list registers is disabled.
1	Write access and read access to the message buffer register and the transmit/receive history list registers is enabled.

- Caution**
1. While the MBON bit is cleared (to 0), software access to the message buffers (CnMDATA0m, CnMDATA1m, CnMDATA01m, CnMDATA2m, CnMDATA3m, CnMDATA23m, CnMDATA4m, CnMDATA5m, CnMDATA45m, CnMDATA6m, CnMDATA7m, CnMDATA67m, CnMDLCm, CnMCONFm, CnMIDLm, CnMIDHm, and CnMCTRLm), or registers related to transmit history or receive history (CnLOPT, CnTGPT, CnLIPT, and CnRGPT) is disabled.
 2. This bit is read-only. Even if 1 is written to the MBON bit while it is 0, the value of the MBON bit does not change, and access to the message buffer registers, or registers related to transmit history or receive history remains disabled.

Note The MBON bit is cleared (to 0) when the CAN module enters CAN sleep mode/CAN stop mode, or when the GOM bit is cleared (to 0). The MBON bit is set (to 1) when the CAN sleep mode/CAN stop mode is released, or when the GOM bit is set (to 1).

EFSD	Bit enabling forced shut down
0	Forced shut down by GOM bit = 0 disabled.
1	Forced shut down by GOM bit = 0 enabled.

Caution To request forced shut down, the GOM bit must be cleared to 0 in a subsequent, immediately following access after the EFSD bit has been set to 1. If access to another register (including reading the CnGMCTRL register) is executed without clearing the GOM bit immediately after the EFSD bit has been set to 1, the EFSD bit is forcibly cleared to 0, and the forced shut down request is invalid.

GOM	Global operation mode bit
0	CAN module is disabled from operating.
1	CAN module is enabled to operate.

Caution The GOM can be cleared only in the initialization mode or immediately after EFSD bit is set (to 1).

(b) CnGMCTRL write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	Set EFSD	Set GOM
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Clear GOM

Set EFSD	EFSD bit setting
0	No change in EFSD bit.
1	EFSD bit set to 1.

Set GOM	Clear GOM	GOM bit setting
0	1	GOM bit cleared to 0.
1	0	GOM bit set to 1.
Other than above		No change in GOM bit.

Caution Set the GOM bit and EFSD bit always separately.

(2) CnGMCS - CANn global clock selection register

The CnGMCS register is used to select the CAN module system clock.

Access This register can be read/written in 8-bit units.

Address <CnRBaseAddr> + 002_H

Initial Value 0F_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	CCP3	CCP2	CCP1	CCP0

CCP3	CCP2	CCP1	CCP1	CAN module system clock (f _{CANMOD})
0	0	0	0	f _{CAN} /1
0	0	0	1	f _{CAN} /2
0	0	1	0	f _{CAN} /3
0	0	1	1	f _{CAN} /4
0	1	0	0	f _{CAN} /5
0	1	0	1	f _{CAN} /6
0	1	1	0	f _{CAN} /7
0	1	1	1	f _{CAN} /8
1	0	0	0	f _{CAN} /9
1	0	0	1	f _{CAN} /10
1	0	1	0	f _{CAN} /11
1	0	1	1	f _{CAN} /12
1	1	0	0	f _{CAN} /13
1	1	0	1	f _{CAN} /14
1	1	1	0	f _{CAN} /15
1	1	1	1	f _{CAN} /16 (default value)

Note f_{CAN} = clock supplied to CAN

(3) CnGMABT - CANn global automatic block transmission control register

The CnGMABT register is used to control the automatic block transmission (ABT) operation.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 006_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnGMABT read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	ABTCLR	ABTTRG

ABTCLR	Automatic block transmission engine clear status bit
0	Clearing the automatic transmission engine is completed.
1	The automatic transmission engine is being cleared.

- Note**
1. Set the ABTCLR bit to 1 while the ABTTRG bit is cleared to 0. The operation is not guaranteed if the ABTCLR bit is set to 1 while the ABTTRG bit is set to 1.
 2. When the automatic block transmission engine is cleared by setting the ABTCLR bit to 1, the ABTCLR bit is automatically cleared to 0 as soon as the requested clearing processing is complete.

ABTTRG	Automatic block transmission status bit
0	Automatic block transmission is stopped.
1	Automatic block transmission is under execution.

- Caution**
1. Do not set the ABTTRG bit (1) in the initialization mode. If the ABTTRG bit is set in the initialization mode, the operation is not guaranteed after the CAN module has entered the normal operation mode with ABT.
 2. Do not set the ABTTRG bit (1) while the CnCTRL.TSTAT bit is set (1). Confirm TSTAT = 0 directly in advance before setting ABTTRG bit.

(b) CnGMABT write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	Set ABTCLR	Set ABTTRG
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Clear ABTTRG

Caution Before changing the normal operation mode with ABT to the initialization mode, be sure to set the CnGMABT register to the default value (0000_H) and confirm the CnGMABT register is surely initialized to the default value (0000_H).

Set ABTCLR	Automatic block transmission engine clear request bit
0	The automatic block transmission engine is in idle status or under operation.
1	Request to clear the automatic block transmission engine. After the automatic block transmission engine has been cleared, automatic block transmission is started from message buffer 0 by setting the ABTTRG bit to 1.

Set ABTTRG	Clear ABTTRG	Automatic block transmission start bit
0	1	Request to stop automatic block transmission.
1	0	Request to start automatic block transmission.
Other than above		No change in ABTTRG bit.

(4) CnGMABTD - CANn global automatic block transmission delay register

The CnGMABTD register is used to set the interval at which the data of the message buffer assigned to ABT is to be transmitted in the normal operation mode with ABT.

Access This register can be read/written in 8-bit units.

Address <CnRBaseAddr> + 008_H

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	ABTD3	ABTD2	ABTD1	ABTD0

ABTD3	ABTD2	ABTD1	ABTD0	Data frame interval during automatic block transmission in DBT ^a
0	0	0	0	0 DBT (default value)
0	0	0	1	2 ⁵ DBT
0	0	1	0	2 ⁶ DBT
0	0	1	1	2 ⁷ DBT
0	1	0	0	2 ⁸ DBT
0	1	0	1	2 ⁹ DBT
0	1	1	0	2 ¹⁰ DBT
0	1	1	1	2 ¹¹ DBT
1	0	0	0	2 ¹² DBT
Other than above				Setting prohibited

a) Unit: Data bit time (DBT)

- Caution**
1. Do not change the contents of the CnGMABTD register while the ABTTRG bit is set to 1.
 2. The timing at which the ABT message is actually transmitted onto the CAN bus differs depending on the status of transmission from the other station or how a request to transmit a message other than an ABT message (message buffers 8 to 31) is made.

(5) CnMASKaL, CnMASKaH - CANn module mask control register (a = 1 to 4)

The CnMASKaL and CnMASKaH registers are used to extend the number of receivable messages into the same message buffer by masking part of the identifier (ID) comparison of a message and invalidating the ID of the masked part.

(a) CANn module mask 1 register (CnMASK1L, CnMASK1H)

Access These registers can be read/written in 16-bit units.

Address CnMASK1L: <CnRBaseAddr> + 040_H

CnMASK1H: <CnRBaseAddr> + 042_H

Initial Value Undefined.

CnMASK1L

15	14	13	12	11	10	9	8
CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8
7	6	5	4	3	2	1	0
CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0

CnMASK1H

15	14	13	12	11	10	9	8
0	0	0	CMID28	CMID27	CMID26	CMID25	CMID24
7	6	5	4	3	2	1	0
CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16

(b) CANn module mask 2 register (CnMASK2L, CnMASK2H)

Access These registers can be read/written in 16-bit units.

Address CnMASK2L: <CnRBaseAddr> + 044_H

CnMASK2H: <CnRBaseAddr> + 046_H

Initial Value Undefined.

CnMASK2L

15	14	13	12	11	10	9	8
CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8
7	6	5	4	3	2	1	0
CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0

CnMASK2H

15	14	13	12	11	10	9	8
0	0	0	CMID28	CMID27	CMID26	CMID25	CMID24
7	6	5	4	3	2	1	0
CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16

(c) CANn module mask 3 register (CnMASK3L, CnMASK3H)

Access These registers can be read/written in 16-bit units.

Address CnMASK3L: <CnRBaseAddr> + 048_H
 CnMASK3H: <CnRBaseAddr> + 04A_H

Initial Value Undefined.

CnMASK3L

15	14	13	12	11	10	9	8
CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8
7	6	5	4	3	2	1	0
CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0

CnMASK3H

15	14	13	12	11	10	9	8
0	0	0	CMID28	CMID27	CMID26	CMID25	CMID24
7	6	5	4	3	2	1	0
CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16

(d) CANn module mask 4 register (CnMASK4L, CnMASK4H)

Access These registers can be read/written in 16-bit units.

Address CnMASK4L: <CnRBaseAddr> + 04C_H
 CnMASK4H: <CnRBaseAddr> + 04E_H

Initial Value Undefined.

CnMASK4L

15	14	13	12	11	10	9	8
CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8
7	6	5	4	3	2	1	0
CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0

CnMASK4H

15	14	13	12	11	10	9	8
0	0	0	CMID28	CMID27	CMID26	CMID25	CMID24
7	6	5	4	3	2	1	0
CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16

CMID28 to CMID0	Mask pattern setting of ID bit
0	The ID bits of the message buffer set by the CMID28 to CMID0 bits are compared with the ID bits of the received message frame.
1	The ID bits of the message buffer set by the CMID28 to CMID0 bits are not compared with the ID bits of the received message frame (they are masked).

Note Masking is always defined by an ID length of 29 bits. If a mask is assigned to a message with a standard ID, the CMID17 to CMID0 bits are ignored. Therefore, only the CMID28 to CMID18 bits of the received ID are masked. The same mask can be used for both the standard and extended IDs.

(6) CnCTRL - CANn module control register

The CnCTRL register is used to control the operation mode of the CAN module.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 050_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnCTRL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	RSTAT	TSTAT
7	6	5	4	3	2	1	0
CCERC	AL	VALID	PSMODE1	PSMODE0	OPMODE2	OPMODE1	OPMODE0

RSTAT	Reception status bit
0	Reception is stopped.
1	Reception is in progress.

- Note**
- The RSTAT bit is set to 1 under the following conditions (timing)
 - The SOF bit of a receive frame is detected
 - On occurrence of arbitration loss during a transmit frame
 - The RSTAT bit is cleared to 0 under the following conditions (timing)
 - When a recessive level is detected at the second bit of the interframe space
 - On transition to the initialization mode at the first bit of the interframe space

TSTAT	Transmission status bit
0	Transmission is stopped.
1	Transmission is in progress.

- Note**
- The TSTAT bit is set to 1 under the following conditions (timing)
 - The SOF bit of a transmit frame is detected
 - The TSTAT bit is cleared to 0 under the following conditions (timing)
 - During transition to bus-off state
 - On occurrence of arbitration loss in transmit frame
 - On detection of recessive level at the second bit of the interframe space
 - On transition to the initialization mode at the first bit of the interframe space

CCERC	Error counter clear bit
0	The CnERC and CnINFO registers are not cleared in the initialization mode.
1	The CnERC and CnINFO registers are cleared in the initialization mode.

- Note**
1. The CCERC bit is used to clear the CnERC and CnINFO registers for re-initialization or forced recovery from the bus-off state. This bit can be set to 1 only in the initialization mode.
 2. When the CnERC and CnINFO registers have been cleared, the CCERC bit is also cleared to 0 automatically.
 3. The CCERC bit can be set to 1 at the same time as a request to change the initialization mode to an operation mode is made.
 4. The CCERC bit is read-only in the CAN sleep mode or CAN stop mode.
 5. The receive data may be corrupted in case of setting the CCERC bit to (1) immediately after entering the INIT mode from self-test mode.

AL	Bit to set operation in case of arbitration loss
0	Re-transmission is not executed in case of an arbitration loss in the single-shot mode.
1	Re-transmission is executed in case of an arbitration loss in the single-shot mode.

- Note** The AL bit is valid only in the single-shot mode.

VALID	Valid receive message frame detection bit
0	A valid message frame has not been received since the VALID bit was last cleared to 0.
1	A valid message frame has been received since the VALID bit was last cleared to 0.

- Note**
1. Detection of a valid receive message frame is not dependent upon storage in the receive message buffer (data frame) or transmit message buffer (remote frame).
 2. Clear the VALID bit (0) before changing the initialization mode to an operation mode.
 3. If only two CAN nodes are connected to the CAN bus with one transmitting a message frame in the normal mode and the other in the receive-only mode, the VALID bit is not set to 1 before the transmitting node enters the error passive state, because in receive-only mode no acknowledge is generated.
 4. To clear the VALID bit, set the Clear VALID bit to 1 first and confirm that the VALID bit is cleared. If it is not cleared, perform clearing processing again.

PSMODE1	PSMODE0	Power save mode
0	0	No power save mode is selected.
0	1	CAN sleep mode
1	0	Setting prohibited
1	1	CAN stop mode

- Caution**
1. Transition to and from the CAN stop mode must be made via CAN sleep mode. A request for direct transition to and from the CAN stop mode is ignored.
 2. The MBON flag of CnGMCTRL must be checked after releasing a power save mode, prior to access the message buffers again.
 3. CAN sleep mode requests are kept pending, until cancelled by software or entered on appropriate bus condition (bus idle). Software can check the actual status by reading PSMODE.

OPMODE2	OPMODE1	OPMODE0	Operation mode
0	0	0	No operation mode is selected (CAN module is in the initialization mode).
0	0	1	Normal operation mode
0	1	0	Normal operation mode with automatic block transmission function (normal operation mode with ABT)
0	1	1	Receive-only mode
1	0	0	Single-shot mode
1	0	1	Self-test mode
Other than above			Setting prohibited

- Caution**
- Transit to initialization mode or power saving modes may take some time. Be sure to verify the success of mode change by reading the values, before proceeding.

- Note**
- The OPMODE0 to OPMODE2 bits are read-only in the CAN sleep mode or CAN stop mode.

(b) CnCTRL write

15	14	13	12	11	10	9	8
Set CCERC	Set AL	0	Set PSMODE1	Set PSMODE0	Set OPMODE2	Set OPMODE1	Set OPMODE0
7	6	5	4	3	2	1	0
0	Clear AL	Clear VALID	Clear PSMODE1	Clear PSMODE0	Clear OPMODE2	Clear OPMODE1	Clear OPMODE0

Set CCERC	Setting of CCERC bit
1	CCERC bit is set to 1.
Other than above	CCERC bit is not changed.

Set AL	Clear AL	Setting of AL bit
0	1	AL bit is cleared to 0.
1	0	AL bit is set to 1.
Other than above		AL bit is not changed.

Clear VALID	Setting of VALID bit
0	VALID bit is not changed.
1	VALID bit is cleared to 0.

Set PSMODE0	Clear PSMODE0	Setting of PSMODE0 bit
0	1	PSMODE0 bit is cleared to 0.
1	0	PSMODE0 bit is set to 1.
Other than above		PSMODE0 bit is not changed.

Set PSMODE1	Clear PSMODE1	Setting of PSMODE1 bit
0	1	PSMODE1 bit is cleared to 0.
1	0	PSMODE1 bit is set to 1.
Other than above		PSMODE1 bit is not changed.

Set OPMODE0	Clear OPMODE0	Setting of OPMODE0 bit
0	1	OPMODE0 bit is cleared to 0.
1	0	OPMODE0 bit is set to 1.
Other than above		OPMODE0 bit is not changed.

Set OPMODE1	Clear OPMODE1	Setting of OPMODE1 bit
0	1	OPMODE1 bit is cleared to 0.
1	0	OPMODE1 bit is set to 1.
Other than above		OPMODE1 bit is not changed.

Set OPMODE2	Clear OPMODE2	Setting of OPMODE2 bit
0	1	OPMODE2 bit is cleared to 0.
1	0	OPMODE2 bit is set to 1.
Other than above		OPMODE2 bit is not changed.

(7) CnLEC - CANn module last error information register

The CnLEC register provides the error information of the CAN protocol.

Access This register can be read/written in 8-bit units.

Address <CnRBaseAddr> + 052_H

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	0	LEC2	LEC1	LEC0

- Note**
1. The contents of the CnLEC register are not cleared when the CAN module changes from an operation mode to the initialization mode.
 2. If an attempt is made to write a value other than 00_H to the CnLEC register by software, the access is ignored.

LEC2	LEC1	LEC0	Last CAN protocol error information
0	0	0	No error
0	0	1	Stuff error
0	1	0	Form error
0	1	1	ACK error
1	0	0	Bit error. (The CAN module tried to transmit a recessive-level bit as part of a transmit message (except the arbitration field), but the value on the CAN bus is a dominant-level bit.)
1	0	1	Bit error. (The CAN module tried to transmit a dominant-level bit as part of a transmit message, ACK bit, error frame, or overload frame, but the value on the CAN bus is a recessive-level bit.)
1	1	0	CRC error
1	1	1	Undefined

(8) CnINFO - CANn module information register

The CnINFO register indicates the status of the CAN module.

Access This register is read-only in 8-bit units.

Address <CnRBaseAddr> + 053_H

Initial Value 00_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	BOFF	TECS1	TECS0	RECS1	RECS0

BOFF	Bus-off state bit
0	Not bus-off state (transmit error counter ≤ 255). (The value of the transmit error counter is less than 256.)
1	Bus-off state (transmit error counter > 255). (The value of the transmit error counter is 256 or more.)

TECS1	TECS0	Transmission error counter status bit
0	0	The value of the transmission error counter is less than that of the warning level (< 96).
0	1	The value of the transmission error counter is in the range of the warning level (96 to 127).
1	0	Undefined
1	1	The value of the transmission error counter is in the range of the error passive or bus-off status (≥ 128).

RECS1	RECS0	Reception error counter status bit
0	0	The value of the reception error counter is less than that of the warning level (< 96).
0	1	The value of the reception error counter is in the range of the warning level (96 to 127).
1	0	Undefined
1	1	The value of the reception error counter is in the error passive range (≥ 128).

(9) CnERC - CANn module error counter register

The CnERC register indicates the count value of the transmission/reception error counter.

Access This register is read-only in 16-bit units.

Address <CnRBaseAddr> + 054_H

Initial Value 0000_H. The register is initialized by any reset.

15	14	13	12	11	10	9	8
REPS	REC6	REC5	REC4	REC3	REC2	REC1	REC0
7	6	5	4	3	2	1	0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0

REPS	Reception error passive status bit
0	The reception error counter is not in the error passive range (< 128)
1	The reception error counter is in the error passive range (≥ 128)

REC6 to REC0	Reception error counter bit
0 to 127	Number of reception errors. These bits reflect the status of the reception error counter. The number of errors is defined by the CAN protocol.

Note REC6 to REC0 of the reception error counter are invalid in the reception error passive state (CnINFO.RECS[1:0] = 11_B).

TEC7 to TEC0	Transmission error counter bit
0 to 255	Number of transmission errors. These bits reflect the status of the transmission error counter. The number of errors is defined by the CAN protocol.

Note The TEC7 to TEC0 bits of the transmission error counter are invalid in the bus-off state (CnINFO.BOFF = 1).

(10) CnIE - CANn module interrupt enable register

The CnIE register is used to enable or disable the interrupts of the CAN module.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 056_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnIE read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	CIE5	CIE4	CIE3	CIE2	CIE1	CIE0

CIE5 to CIE0	CAN module interrupt enable bit
0	Output of the interrupt corresponding to interrupt status register CINTSx is disabled.
1	Output of the interrupt corresponding to interrupt status register CINTSx is enabled.

(b) CnIE write

15	14	13	12	11	10	9	8
0	0	Set CIE5	Set CIE4	Set CIE3	Set CIE2	Set CIE1	Set CIE0
7	6	5	4	3	2	1	0
0	0	Clear CIE5	Clear CIE4	Clear CIE3	Clear CIE2	Clear CIE1	Clear CIE0

Set CIE5	Clear CIE5	Setting of CIE5 bit
0	1	CIE5 bit is cleared to 0.
1	0	CIE5 bit is set to 1.
Other than above		CIE5 bit is not changed.

Set CIE4	Clear CIE4	Setting of CIE4 bit
0	1	CIE4 bit is cleared to 0.
1	0	CIE4 bit is set to 1.
Other than above		CIE4 bit is not changed.

Set CIE3	Clear CIE3	Setting of CIE3 bit
0	1	CIE3 bit is cleared to 0.
1	0	CIE3 bit is set to 1.
Other than above		CIE3 bit is not changed.

Set CIE2	Clear CIE2	Setting of CIE2 bit
0	1	CIE2 bit is cleared to 0.
1	0	CIE2 bit is set to 1.
Other than above		CIE2 bit is not changed.

Set CIE1	Clear CIE1	Setting of CIE1 bit
0	1	CIE1 bit is cleared to 0.
1	0	CIE1 bit is set to 1.
Other than above		CIE1 bit is not changed.

Set CIE0	Clear CIE0	Setting of CIE0 bit
0	1	CIE0 bit is cleared to 0.
1	0	CIE0 bit is set to 1.
Other than above		CIE0 bit is not changed.

(11) CnINTS - CANn module interrupt status register

The CnINTS register indicates the interrupt status of the CAN module.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 058_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnINTS read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	CINTS5	CINTS4	CINTS3	CINTS2	CINTS1	CINTS0

CINTS5 to CINTS0	CAN interrupt status bit
0	No related interrupt source event is pending.
1	A related interrupt source event is pending.

Interrupt status bit	Related interrupt source event
CINTS5	Wakeup interrupt from CAN sleep mode ^a
CINTS4	Arbitration loss interrupt
CINTS3	CAN protocol error interrupt
CINTS2	CAN error status interrupt
CINTS1	Interrupt on completion of reception of valid message frame to message buffer m
CINTS0	Interrupt on normal completion of transmission of message frame from message buffer m

a) The CINTS5 bit is set only when the CAN module is woken up from the CAN sleep mode by a CAN bus operation. The CINTS5 bit is not set when the CAN sleep mode has been released by software.

(b) CnINTS write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	Clear CINTS5	Clear CINTS4	Clear CINTS3	Clear CINTS2	Clear CINTS1	Clear CINTS0

Clear CINTS5 to CINTS0	Setting of CINTS5 to CINTS0 bits
0	CINTS5 to CINTS0 bits are not changed.
1	CINTS5 to CINTS0 bits are cleared to 0.

Caution Please clear the status bit of this register with software when the confirmation of each status is necessary in the interrupt processing, because these bits are not cleared automatically.

(12) CnBRP - CANn module bit rate prescaler register

The CnBRP register is used to select the CAN protocol layer basic system clock (f_{TQ}). The communication baud rate is set to the CnBTR register.

Access This register can be read/written in 8-bit units.

Address <CnRBaseAddr> + 05A_H

Initial Value FF_H. The register is initialized by any reset.

7	6	5	4	3	2	1	0
TQPRS7	TQPRS6	TQPRS5	TQPRS4	TQPRS3	TQPRS2	TQPRS1	TQPRS0

TQPRS7 to TQPRS0	CAN protocol layer base system clock (f_{TQ})
0	$f_{CANMOD}/1$
1	$f_{CANMOD}/2$
n	$f_{CANMOD}/(n+1)$
:	:
255	$f_{CANMOD}/256$ (default value)




Figure 18-24 CAN module clock

Note f_{CAN} : clock supplied to CAN
 f_{CANMOD} : CAN module system clock
 f_{TQ} : CAN protocol layer basic system clock

Caution The CnBRP register can be write-accessed only in the initialization mode.

(13) CnBTR - CANn module bit rate register

The CnBTR register is used to control the data bit time of the communication baud rate.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 05C_H

Initial Value 370F_H. The register is initialized by any reset.

15	14	13	12	11	10	9	8
0	0	SJW1	SJW0	0	TSEG22	TSEG21	TSEG20
7	6	5	4	3	2	1	0
0	0	0	0	TSEG13	TSEG12	TSEG11	TSEG10




Figure 18-25 Data bit time

SJW1	SJW0	Length of synchronization jump width
0	0	1T _Q
0	1	2T _Q
1	0	3T _Q
1	1	4T _Q (default value)

TSEG22	TSEG21	TSEG20	Length of time segment 2
0	0	0	1T _Q
0	0	1	2T _Q
0	1	0	3T _Q
0	1	1	4T _Q
1	0	0	5T _Q
1	0	1	6T _Q
1	1	0	7T _Q
1	1	1	8T _Q (default value)

TSEG13	TSEG12	TSEG11	TSEG10	Length of time segment 1
0	0	0	0	Setting prohibited
0	0	0	1	$2T_Q^a$
0	0	1	0	$3T_Q^a$
0	0	1	1	$4T_Q$
0	1	0	0	$5T_Q$
0	1	0	1	$6T_Q$
0	1	1	0	$7T_Q$
0	1	1	1	$8T_Q$
1	0	0	0	$9T_Q$
1	0	0	1	$10T_Q$
1	0	1	0	$11T_Q$
1	0	1	1	$12T_Q$
1	1	0	0	$13T_Q$
1	1	0	1	$14T_Q$
1	1	1	0	$15T_Q$
1	1	1	1	$16T_Q$ (default value)

a) This setting must not be made when the CnBRP register = 00_H

Note $T_Q = 1/f_{TQ}$ (f_{TQ} : CAN protocol layer basic system clock)

(14) CnLIPT - CANn module last in-pointer register

The CnLIPT register indicates the number of the message buffer in which a data frame or a remote frame was last stored.

Access This register is read-only in 8-bit units.

Address <CnRBaseAddr> + $05E_H$

Initial Value Undefined.

7	6	5	4	3	2	1	0
LIPT7	LIPT6	LIPT5	LIPT4	LIPT3	LIPT2	LIPT1	LIPT0

LIPT7 to LIPT0	Last in-pointer register (CnLIPT)
0 to 31	When the CnLIPT register is read, the contents of the element indexed by the last in-pointer (LIPT) of the receive history list are read. These contents indicate the number of the message buffer in which a data frame or a remote frame was last stored.

Note The read value of the CnLIPT register is undefined if a data frame or a remote frame has never been stored in the message buffer. If the RHPT bit of the CnRGPT register is set to 1 after the CAN module has changed from the initialization mode to an operation mode, therefore, the read value of the CnLIPT register is undefined.

(15) CnRGPT - CANn module receive history list register

The CnRGPT register is used to read the receive history list.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 060_H

Initial Value xx02_H. The register is initialized by any reset.

(a) CnRGPT read

15	14	13	12	11	10	9	8
RGPT7	RGPT6	RGPT5	RGPT4	RGPT3	RGPT2	RGPT1	RGPT0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	RHPM	ROVF

RGPT7 to RGPT0	Receive history list read pointer
0 to 31	When the CnRGPT register is read, the contents of the element indexed by the receive history list get pointer (RGPT) of the receive history list are read. These contents indicate the number of the message buffer in which a data frame or a remote frame has been stored.

RHPM ^a	Receive history list pointer match
0	The receive history list has at least one message buffer number that has not been read.
1	The receive history list has no message buffer numbers that have not been read.

a) The read value of the RGPT0 to RGPT7 bits is invalid when the RHPM bit = 1.

ROVF ^a	Receive history list overflow bit
0	All the message buffer numbers that have not been read are preserved. All the numbers of the message buffers in which a new data frame or remote frame has been received and stored are recorded to the receive history list (the receive history list has a vacant element).
1	At least 23 entries have been stored since the host processor has serviced the RHL last time (i.e. read CnRGPT). The first 22 entries are sequentially stored while the last entry can have been overwritten whenever newly received message is stored because all buffer numbers are stored at position LIPT-1 when ROVF bit is set. Thus the sequence of receptions can not be recovered completely now.

a) If ROVF is set, RHPM is no longer cleared on message storage, but RHPM is still set, if all entries of CnRGPT are read by software.

(b) CnRGPT write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Clear ROVF

Clear ROVF	Setting of ROVF bit
0	ROVF bit is not changed.
1	ROVF bit is cleared to 0.

(16) CnLOPT - CANn module last out-pointer register

The CnLOPT register indicates the number of the message buffer to which a data frame or a remote frame was transmitted last.

Access This register is read-only in 8-bit units.

Address <CnRBaseAddr> + 062_H

Initial Value Undefined

7	6	5	4	3	2	1	0
LOPT7	LOPT6	LOPT5	LOPT4	LOPT3	LOPT2	LOPT1	LOPT0

LOPT7 to LOPT0	Last out-pointer of transmit history list (LOPT)
0 to 31	When the CnLOPT register is read, the contents of the element indexed by the last out-pointer (LOPT) of the receive history list are read. These contents indicate the number of the message buffer to which a data frame or a remote frame was transmitted last.

Note The value read from the CnLOPT register is undefined if a data frame or remote frame has never been transmitted from a message buffer. If the CnTGPT.THPM bit is set to 1 after the CAN module has changed from the initialization mode to an operation mode, therefore, the read value of the CnLOPT register is undefined.

(17) CnTGPT - CANn module transmit history list register

The CnTGPT register is used to read the transmit history list.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 064_H

Initial Value xx02_H. The register is initialized by any reset.

(a) CnTGPT read

15	14	13	12	11	10	9	8
TGPT7	TGPT6	TGPT5	TGPT4	TGPT3	TGPT2	TGPT1	TGPT0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	THPM	TOVF

TGPT7 to TGPT0	Transmit history list read pointer
0 to 31	When the CnTGPT register is read, the contents of the element indexed by the read pointer (TGPT) of the transmit history list are read. These contents indicate the number of the message buffer to which a data frame or a remote frame was transmitted last.

THPM ^a	Transmit history pointer match
0	The transmit history list has at least one message buffer number that has not been read.
1	The transmit history list has no message buffer numbers that have not been read.

a) The read value of the TGPT0 to TGPT7 bits is invalid when the THPM bit = 1.

TOVF ^a	Transmit history list overflow bit
0	All the message buffer numbers that have not been read are preserved. All the numbers of the message buffers to which a new data frame or remote frame has been transmitted are recorded to the transmit history list (the transmit history list has a vacant element).
1	At least 7 entries have been stored since the host processor has serviced the THL last time (i.e. read CnTGPT). The first 6 entries are sequentially stored while the last entry can have been overwritten whenever a message is newly transmitted because all buffer numbers are stored at position LOPT-1 when TOVF bit is set. Thus the sequence of transmissions can not be recovered completely now.

a) If TOVF is set, THPM is no longer cleared on message transmission, but THPM is still set, if all entries of CnTGPT are read by software.

Note Transmission from message buffers 0 to 7 is not recorded to the transmit history list in the normal operation mode with ABT.

(b) CnTGPT write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	Clear TOVF

Clear TOVF	Setting of TOVF bit
0	TOVF bit is not changed.
1	TOVF bit is cleared to 0.

(18) CnTS - CANn module time stamp register

The CnTS register is used to control the time stamp function.

Access This register can be read/written in 16-bit units.

Address <CnRBaseAddr> + 066_H

Initial Value 0000_H. The register is initialized by any reset.

(a) CnTS read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	TSLOCK	TSSEL	TSEN

Note The lock function of the time stamp function must not be used when the CAN module is in the normal operation mode with ABT.

TSLOCK	Time stamp lock function enable bit
0	Time stamp lock function stopped. The TSOUT signal is toggled each time the selected time stamp capture event occurs.
1	Time stamp lock function enabled. The TSOUT signal is toggled each time the selected time stamp capture event occurs. However, the TSOUT output signal is locked when a data frame has been correctly received to message buffer 0 ^a .

a) The TSEN bit is automatically cleared to 0.

TSSEL	Time stamp capture event selection bit
0	The time capture event is SOF.
1	The time stamp capture event is the last bit of EOF.

TSEN	TSOUT operation setting bit
0	TSOUT toggle operation is disabled.
1	TSOUT toggle operation is enabled.

Remark The TSOUT signal is output from the CAN controller to the timer. For details, refer to *Chapter 10 on page 305*."

(b) CnTS write

15	14	13	12	11	10	9	8
0	0	0	0	0	Set TSLOCK	Set TSSEL	Set TSEN
7	6	5	4	3	2	1	0
0	0	0	0	0	Clear TSLOCK	Clear TSSEL	Clear TSEN

Set TSLOCK	Clear TSLOCK	Setting of TSLOCK bit
0	1	TSLOCK bit is cleared to 0.
1	0	TSLOCK bit is set to 1.
Other than above		TSLOCK bit is not changed.

Set TSSEL	Clear TSSEL	Setting of TSSEL bit
0	1	TSSEL bit is cleared to 0.
1	0	TSSEL bit is set to 1.
Other than above		TSSEL bit is not changed.

Set TSEN	Clear TSEN	Setting of TSEN bit
0	1	TSEN bit is cleared to 0.
1	0	TSEN bit is set to 1.
Other than above		TSEN bit is not changed.

(19) CnMDATAxm, CnMDATAzm - CANn message data byte register (x = 0 to 7, z = 01, 23, 45, 67)

The CnMDATAxm, CnMDATAzm registers are used to store the data of a transmit/receive message.

Access The CnMDATAzm registers can be read/written in 16-bit units.
The CnMDATAxm registers can be read/written in 8-bit units.

Address Refer to “CAN registers overview” on page 555.

Initial Value Undefined.

CnMDATA01m

15	14	13	12	11	10	9	8
MDATA0115	MDATA0114	MDATA0113	MDATA0112	MDATA0111	MDATA0110	MDATA0109	MDATA0108
7	6	5	4	3	2	1	0
MDATA0107	MDATA0106	MDATA0105	MDATA0104	MDATA0103	MDATA0102	MDATA0101	MDATA0100

CnMDATA0m

7	6	5	4	3	2	1	0
MDATA07	MDATA06	MDATA05	MDATA04	MDATA03	MDATA02	MDATA01	MDATA00

CnMDATA1m

7	6	5	4	3	2	1	0
MDATA17	MDATA16	MDATA15	MDATA14	MDATA13	MDATA12	MDATA11	MDATA10

CnMDATA23m

15	14	13	12	11	10	9	8
MDATA2315	MDATA2314	MDATA2313	MDATA2312	MDATA2311	MDATA2310	MDATA2309	MDATA2308
7	6	5	4	3	2	1	0
MDATA2307	MDATA2306	MDATA2305	MDATA2304	MDATA2303	MDATA2302	MDATA2301	MDATA2300

CnMDATA2m

7	6	5	4	3	2	1	0
MDATA27	MDATA26	MDATA25	MDATA24	MDATA23	MDATA22	MDATA21	MDATA20

CnMDATA3m

7	6	5	4	3	2	1	0
MDATA37	MDATA36	MDATA35	MDATA34	MDATA33	MDATA32	MDATA31	MDATA30

CnMDATA45m

15	14	13	12	11	10	9	8
MDATA4515	MDATA4514	MDATA4513	MDATA4512	MDATA4511	MDATA4510	MDATA459	MDATA458
7	6	5	4	3	2	1	0
MDATA457	MDATA456	MDATA455	MDATA454	MDATA453	MDATA452	MDATA451	MDATA450

CnMDATA4m

7	6	5	4	3	2	1	0
MDATA47	MDATA46	MDATA45	MDATA44	MDATA43	MDATA42	MDATA41	MDATA40

CnMDATA5m

7	6	5	4	3	2	1	0
MDATA57	MDATA56	MDATA55	MDATA54	MDATA53	MDATA52	MDATA51	MDATA50

CnMDATA67m

15	14	13	12	11	10	9	8
MDATA6715	MDATA6714	MDATA6713	MDATA6712	MDATA6711	MDATA6710	MDATA679	MDATA678
7	6	5	4	3	2	1	0
MDATA677	MDATA676	MDATA675	MDATA674	MDATA673	MDATA672	MDATA671	MDATA670

CnMDATA6m

7	6	5	4	3	2	1	0
MDATA67	MDATA66	MDATA65	MDATA64	MDATA63	MDATA62	MDATA61	MDATA60

CnMDATA7m

7	6	5	4	3	2	1	0
MDATA77	MDATA76	MDATA75	MDATA74	MDATA73	MDATA72	MDATA71	MDATA70

(20) CnMDLCm - CANn message data length register m

The CnMDLCm register is used to set the number of bytes of the data field of a message buffer.

Access This register can be read/written in 8-bit units.

Address Refer to “CAN registers overview” on page 555.

Initial Value 0000xxxx_B. The register is initialized by any reset.

7	6	5	4	3	2	1	0
0	0	0	0	MDLC3	MDLC2	MDLC1	MDLC0

MDLC3	MDLC2	MDLC1	MDLC0	Data length of transmit/receive message
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	0	0	0	8 bytes
1	0	0	1	Setting prohibited (If these bits are set during transmission, 8-byte data is transmitted regardless of the set DLC value when a data frame is transmitted. However, the DLC actually transmitted to the CAN bus is the DLC value set to this register.) ^{Note}
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

Note The data and DLC value actually transmitted to CAN bus are as follows.

Type of transmit frame	Length of transmit data	DLC transmitted
Data frame	Number of bytes specified by DLC (However, 8 bytes if $DLC \geq 8$)	MDLC3 to MDLC0 bits
Remote frame	0 bytes	

- Caution**
1. Be sure to set bits 7 to 4 to 0000_B.
 2. Receive data is stored in as many CnMDATAxm register as the number of bytes (however, the upper limit is 8) corresponding to DLC of the received frame. The CnMDATAxm register in which no data is stored is undefined.

(21) CnMCONFm - CANn message configuration register m

The CnMCONFm register is used to specify the type of the message buffer and to set a mask.

Access This register can be read/written in 8-bit units.

Address Refer to “CAN registers overview” on page 555.

Initial Value Undefined.

7	6	5	4	3	2	1	0
OVS	RTR	MT2	MT1	MT0	0	0	MA0

OVS	Overwrite control bit
0	The message buffer that has already received a data frame ^a is not overwritten by a newly received data frame. The newly received data frame is discarded.
1	The message buffer that has already received a data frame ^a is overwritten by a newly received data frame.

a) The “message buffer that has already received a data frame” is a receive message buffer whose the CnMCTRLm.DN bit has been set to 1.

Note A remote frame is received and stored, regardless of the setting of OVS and DN. A remote frame that satisfies the other conditions (ID matches, RTR = 0, TRQ = 0) is always received and stored in the corresponding message buffer (interrupt generated, DN flag set, MDLC[3:0] updated, and recorded to the receive history list).

RTR	Remote frame request bit ^a
0	Transmit a data frame.
1	Transmit a remote frame.

a) The RTR bit specifies the type of message frame that is transmitted from a message buffer defined as a transmit message buffer. Even if a valid remote frame has been received, the RTR bit of the transmit message buffer that has received the frame remains cleared to 0. Even if a remote frame whose ID matches has been received from the CAN bus with the RTR bit of the transmit message buffer set to 1 to transmit a remote frame, that remote frame is not received or stored (interrupt generated, DN flag set, the MDLC0 to MDLC3 bits updated, and recorded to the receive history list).

MT2	MT1	MT0	Message buffer type setting bit
0	0	0	Transmit message buffer
0	0	1	Receive message buffer (no mask setting)
0	1	0	Receive message buffer (mask 1 set)
0	1	1	Receive message buffer (mask 2 set)
1	0	0	Receive message buffer (mask 3 set)
1	0	1	Receive message buffer (mask 4 set)
Other than above			Setting prohibited

MA0	Message buffer assignment bit
0	Message buffer not used.
1	Message buffer used.

Caution Be sure to write 0 to bits 2 and 1.

(22) CnMIDLm, CnMIDHm - CANn message ID register m

The CnMIDLm and CnMIDHm registers are used to set an identifier (ID).

Access These registers can be read/written in 16-bit units.

Address Refer to “CAN registers overview” on page 555.

Initial Value Undefined.

CnMIDLm

15	14	13	12	11	10	9	8
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
7	6	5	4	3	2	1	0
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

CnMIDHm

15	14	13	12	11	10	9	8
IDE	0	0	ID28	ID27	ID26	ID25	ID24
7	6	5	4	3	2	1	0
ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16

IDE	Format mode specification bit
0	Standard format mode (ID28 to ID18: 11 bits) ^a
1	Extended format mode (ID28 to ID0: 29 bits)

a) The ID17 to ID0 bits are not used.

ID28 to ID0	Message ID
ID28 to ID18	Standard ID value of 11 bits (when IDE = 0)
ID28 to ID0	Extended ID value of 29 bits (when IDE = 1)

- Caution**
1. Be sure to write 0 to bits 14 and 13 of the CnMIDHm register.
 2. Be sure to align the ID value according to the given bit positions into this registers. Note that for standard ID, the ID value must be shifted to fit into ID28 to ID18 bit positions.

(23) CnMCTRLm - CANn message control register m

The CnMCTRLm register is used to control the operation of the message buffer.

Access This register can be read/written in 16-bit units.

Address Refer to “CAN registers overview” on page 555.

Initial Value 00x0 0000 0000 0000_B. The register is initialized by any reset.

(a) CnMCTRLm read

15	14	13	12	11	10	9	8
0	0	MUC	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	MOW	IE	DN	TRQ	RDY

MUC ^a	Bit indicating that message buffer data is being updated
0	The CAN module is not updating the message buffer (reception and storage).
1	The CAN module is updating the message buffer (reception and storage).

a) The MUC bit is undefined until the first reception and storage is performed.

MOW ^a	Message buffer overwrite status bit
0	The message buffer is not overwritten by a newly received data frame.
1	The message buffer is overwritten by a newly received data frame.

a) The MOW bit is not set to 1 even if a remote frame is received and stored in the transmit message buffer with the DN bit = 1.

IE	Message buffer interrupt request enable bit
0	Receive message buffer: Valid message reception completion interrupt disabled. Transmit message buffer: Normal message transmission completion interrupt disabled.
1	Receive message buffer: Valid message reception completion interrupt enabled. Transmit message buffer: Normal message transmission completion interrupt enabled.

DN	Message buffer data update bit
0	A data frame or remote frame is not stored in the message buffer.
1	A data frame or remote frame is stored in the message buffer.

TRQ	Message buffer transmission request bit
0	No message frame transmitting request that is pending or being transmitted is in the message buffer.
1	The message buffer is holding transmission of a message frame pending or is transmitting a message frame.

RDY	Message buffer ready bit
0	The message buffer can be written by software. The CAN module cannot write to the message buffer.
1	Writing the message buffer by software is ignored (except a write access to the RDY, TRQ, DN, and MOW bits). The CAN module can write to the message buffer.

(b) CnMCTRLm write

15	14	13	12	11	10	9	8
0	0	0	0	Set IE	0	Set TRQ	Set RDY
7	6	5	4	3	2	1	0
0	0	0	Clear MOW	Clear IE	Clear DN	Clear TRQ	Clear RDY

Clear MOW	Setting of MOW bit
0	MOW bit is not changed.
1	MOW bit is cleared to 0.

Set IE	Clear IE	Setting of IE bit
0	1	IE bit is cleared to 0.
1	0	IE bit is set to 1.
Other than above		IE bit is not changed.

Clear DN	Setting of DN bit
1	DN bit is cleared to 0.
0	DN bit is not changed.

Set TRQ	Clear TRQ	Setting of TRQ bit
0	1	TRQ bit is cleared to 0.
1	0	TRQ bit is set to 1.
Other than above		TRQ bit is not changed.

Set RDY	Clear RDY	Setting of RDY bit
0	1	RDY bit is cleared to 0.
1	0	RDY bit is set to 1.
Other than above		RDY bit is not changed.

-
- Caution**
1. Set IE bit and RDY bit always separately.
 2. Do not set the DN bit to 1 by software. Be sure to write 0 to bit 10.
 3. Do not set the TRQ bit and the RDY bit (1) at the same time. Set the RDY bit (1) before setting the TRQ bit.
 4. Do not clear the RDY bit (0) during message transmission. Follow the transmission abort process about clearing the RDY bit (0) for redefinition of the message buffer.
 5. Clear again when RDY bit is not cleared even if this bit is cleared.
 6. Be sure that RDY is cleared before writing to the other message buffer registers, by checking the status of the RDY bit.
-

18.8 CAN Controller Initialization

18.8.1 Initialization of CAN module

Before CAN module operation is enabled, the CAN module system clock needs to be determined by setting the CCP[3:0] bits of the CnGMCS register by software. Do not change the setting of the CAN module system clock after CAN module operation is enabled.

The CAN module is enabled by setting the GOM bit of the CnGMCTRL register.

For the procedure of initializing the CAN module, refer to “Operation of CAN Controller” on page 637.

18.8.2 Initialization of message buffer

After the CAN module is enabled, the message buffers contain undefined values. A minimum initialization for all the message buffers, even for those not used in the application, is necessary before switching the CAN module from the initialization mode to one of the operation modes.

- Clear the RDY, TRQ, and DN bits of all CnMCTRLm registers to 0.
- Clear the MA0 bit of all CnMCONFm registers to 0.

18.8.3 Redefinition of message buffer

Redefining a message buffer means changing the ID and control information of the message buffer while a message is being received or transmitted, without affecting other transmission/reception operations.

(1) To redefine message buffer in initialization mode

Place the CAN module in the initialization mode once and then change the ID and control information of the message buffer in the initialization mode. After changing the ID and control information, set the CAN module to an operation mode.

(2) To redefine message buffer during reception

Perform redefinition as shown in *Figure 18-38*.

(3) To redefine message buffer during transmission

To rewrite the contents of a transmit message buffer to which a transmission request has been set, perform transmission abort processing (see “Transmission abort process except for in normal operation mode with automatic block transmission (ABT)” on page 616 and “Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT)” on page 616). Confirm that transmission has been aborted or completed, and then redefine the message buffer. After redefining

the transmit message buffer, set a transmission request using the procedure described below. When setting a transmission request to a message buffer that has been redefined without aborting the transmission in progress, however, the 1-bit wait time is not necessary.




Figure 18-26 Setting transmission request (TRQ) to transmit message buffer after redefinition

- Caution**
1. When a message is received, reception filtering is performed in accordance with the ID and mask set to each receive message buffer. If the procedure in *Figure 18-38 on page 640* is not observed, the contents of the message buffer after it has been redefined may contradict the result of reception (result of reception filtering). If this happens, check that the ID and IDE received first and stored in the message buffer following redefinition are those stored after the message buffer has been redefined. If no ID and IDE are stored after redefinition, redefine the message buffer again.
 2. When a message is transmitted, the transmission priority is checked in accordance with the ID, IDE, and RTR bits set to each transmit message buffer to which a transmission request was set. The transmit message buffer having the highest priority is selected for transmission. If the procedure in *Figure 18-26 on page 599* is not observed, a message with an ID not having the highest priority may be transmitted after redefinition.

18.8.4 Transition from initialization mode to operation mode

The CAN module can be switched to the following operation modes.

- Normal operation mode
- Normal operation mode with ABT
- Receive-only mode
- Single-shot mode
- Self-test mode




Figure 18-27 Transition to operation modes

The transition from the initialization mode to an operation mode is controlled by the bit string OPMODE[2:0] in the CnCTRL register.

Changing from one operation mode into another requires shifting to the initialization mode in between. Do not change one operation mode to another directly; otherwise the operation will not be guaranteed.

Requests for transition from an operation mode to the initialization mode are held pending when the CAN bus is not in the interframe space (i.e., frame reception or transmission is in progress), and the CAN module enters the initialization mode at the first bit in the interframe space (the values of the OPMODE[2:0] bits are changed to 000_B). After issuing a request to change the mode to the initialization mode, read the OPMODE[2:0] bits until their value becomes 000_B to confirm that the module has entered the initialization mode (see Figure 18-36 on page 638).

18.8.5 Resetting error counter CnERC of CAN module

If it is necessary to reset the CAN module error counter CnERC and CAN module information register CnINFO when re-initialization or forced recovery from the bus-off status is made, set the CCERC bit of the CnCTRL register to 1 in the initialization mode. When this bit is set to 1, the CnERC and CnINFO registers are cleared to their default values.

18.9 Message Reception

18.9.1 Message reception

In all the operation modes, the complete message buffer area is analyzed to find a suitable buffer to store a newly received message. All message buffers satisfying the following conditions are included in that evaluation (RX-search process).

- Used as a message buffer
(MA0 bit of CnMCONFm register set to 1.)
- Set as a receive message buffer
(MT[2:0] bits of CnMCONFm register are set to 001_B, 010_B, 011_B, 100_B, or 101_B.)
- Ready for reception
(RDY bit of CnMCTRLm register is set to 1.)

When two or more message buffers of the CAN module receive a message, the message is stored according to the priority explained below. The message is always stored in the message buffer with the highest priority, not in a message buffer with a low priority. For example, when an unmasked receive message buffer and a receive message buffer linked to mask 1 have the same ID, the received message is not stored in the message buffer linked to mask 1, even if that message buffer has not received a message and a message has already been received in the unmasked receive message buffer. In other words, when a condition has been set in two or more message buffers with different priorities, the message buffer with the highest priority always stores the message; the message is not stored in message buffers with a lower priority. This also applies when the message buffer with the highest priority is unable to store a message (i.e., when DN = 1 indicating that a message has already been received, but rewriting is disabled because OWS = 0). In this case, the message is not actually stored in the candidate message buffer with the highest priority, but neither is it stored in a message buffer with a lower priority.

Table 18-24 MBRB priorities

Priority	Storing condition if same ID is set	
1 (high)	Unmasked message buffer	DN bit = 0
		DN bit = 1 and OWS bit = 1
2	Message buffer linked to mask 1	DN bit = 0
		DN bit = 1 and OWS bit = 1
3	Message buffer linked to mask 2	DN bit = 0
		DN bit = 1 and OWS bit = 1
4	Message buffer linked to mask 3	DN bit = 0
		DN bit = 1 and OWS bit = 1
5 (low)	Message buffer linked to mask 4	DN bit = 0
		DN bit = 1 and OWS bit = 1

18.9.2 Receive data read

To keep data consistency when reading CAN message buffers, perform the data reading according to *Figure 18-49 on page 651* to *Figure 18-51 on page 653*.

During message reception, the CAN module sets DN of the CnMCTRLm register two times: at the beginning of the storage process of data to the message buffer, and again at the end of this storage process. During this storage process, the MUC bit of the CnMCTRLm register of the message buffer is set. (Refer to *Figure 18-28 on page 603*.)

The receive history list is also updated just before the storage process. In addition, during storage process (MUC = 1), the RDY bit of the CnMCTRL register of the message buffer is locked to avoid the coincidental data WR by CPU. Note the storage process may be disturbed (delayed) when the CPU accesses the message buffer.




Figure 18-28 DN and MUC bit setting period (for standard ID format)

18.9.3 Receive history list function

The receive history list (RHL) function records in the receive history list the number of the receive message buffer in which each data frame or remote frame was received and stored. The RHL consists of storage elements equivalent to up to 23 messages, the last in-message pointer (LIPT) with the corresponding CnLIPT register and the receive history list get pointer (RGPT) with the corresponding CnRGPT register.

The RHL is undefined immediately after the transition of the CAN module from the initialization mode to one of the operation modes.

The CnLIPT register holds the contents of the RHL element indicated by the value of the LIPT pointer minus 1. By reading the CnLIPT register, therefore, the number of the message buffer that received and stored a data frame or remote frame first can be checked. The LIPT pointer is utilized as a write pointer that indicates to what part of the RHL a message buffer number is recorded. Any time a data frame or remote frame is received and stored, the corresponding message buffer number is recorded to the RHL element indicated by the LIPT pointer. Each time recording to the RHL has been completed, the LIPT pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

The RGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the RHL. This pointer indicates the first RHL element that the CPU has not read yet. By reading the CnRGPT register by software, the number of a message buffer that has received and stored a data frame or remote frame can be read. Each time a message buffer number is read from the CnRGPT register, the RGPT pointer is automatically incremented.

If the value of the RGPT pointer matches the value of the LIPT pointer, the RHPM bit (receive history list pointer match) of the CnRGPT register is set to 1. This indicates that no message buffer number that has not been read remains in the RHL. If a new message buffer number is recorded, the LIPT pointer is incremented and because its value no longer matches the value of the RGPT pointer, the RHPM bit is cleared. In other words, the numbers of the unread message buffers exist in the RHL.

If the LIPT pointer is incremented and matches the value of the RGPT pointer minus 1, the ROVF bit (receive history list overflow) of the CnRGPT register is set to 1. This indicates that the RHL is full of numbers of message buffers that have not been read. When further message reception and storing occur, the last recorded message buffer number is overwritten by the number of the message buffer that received and stored the newly received message. In this case, after the ROVF bit has been set (1), the recorded message buffer numbers in the RHL do not completely reflect the chronological order. However messages itself are not lost and can be located by CPU search in message buffer memory with the help of the DN-bit.

Caution If the history list is in the overflow condition (ROVF is set), reading the history list contents is still possible, until the history list is empty (indicated by RHPM flag set). Nevertheless, the history list remains in the overflow condition, until ROVF is cleared by software. If ROVF is not cleared, the RHPM flag will also not be updated (cleared) upon a message storage of newly received frame. This may lead to the situation, that RHPM indicates an empty history list, although a reception has taken place, while the history list is in the overflow state (ROVF and RHPM are set).

As long as the RHL contains 23 or less entries the sequence of occurrence is maintained. If more receptions occur without reading the RHL by the host processor, complete sequence of receptions can not be recovered.




Figure 18-29 Receive history list

18.9.4 Mask function

For any message buffer, which is used for reception, the assignment to one of four global reception masks (or no mask) can be selected.

By using the mask function, the message ID comparison can be reduced by masked bits, herewith allowing the reception of several different IDs into one buffer.

While the mask function is in effect, an identifier bit that is defined to be 1 by a mask in the received message is not compared with the corresponding identifier bit in the message buffer.

However, this comparison is performed for any bit whose value is defined as 0 by the mask.

For example, let us assume that all messages that have a standard-format ID, in which bits ID27 to ID25 are 0 and bits ID24 and ID22 are 1, are to be stored in message buffer 14. The procedure for this example is shown below.

1. Identifier to be stored in message buffer

ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
x	0	0	0	1	x	1	x	x	x	x

2. Identifier to be configured in message buffer 14 (example) (Using CnMIDL14 and CnMIDH14 registers)

ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
x	0	0	0	1	x	1	x	x	x	x
ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
x	x	x	x	x	x	x	x	x	x	x
ID6	ID5	ID4	ID3	ID2	ID1	ID0				
x	x	x	x	x	x	x				

- Note**
1. ID with the ID27 to ID25 bits cleared to 0 and the ID24 and ID22 bits set to 1 is registered (initialized) to message buffer 14.
 2. Message buffer 14 is set as a standard format identifier that is linked to mask 1 (MT[2:0] of CnMCONF14 register are set to 010_B).

Mask setting for CAN module 0(mask 1) (example)

(Using CAN0 address mask 1 registers L and H (C0MASKL1 and C0MASKH1))

CMID28	CMID27	CMID26	CMID25	CMID24	CMID23	CMID22	CMID21	CMID20	CMID19	CMID18
1	0	0	0	0	1	0	1	1	1	1
CMID17	CMID16	CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8	CMID7
1	1	1	1	1	1	1	1	1	1	1
CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0				
1	1	1	1	1	1	1				

- 1: Not compared (masked)
0: Compared

The CMID27 to CMID24 and CMID22 bits are cleared to 0, and the CMID28, CMID23, and CMID21 to CMID0 bits are set to 1.

18.9.5 Multi buffer receive block function

The multi buffer receive block (MBRB) function is used to store a block of data in two or more message buffers sequentially with no CPU interaction, by setting the same ID to two or more message buffers with the same message buffer type. These message buffers can be allocated anywhere in the message buffer memory, they do not even have to follow each other adjacently.

Suppose, for example, the same message buffer type is set to 10 message buffers, message buffers 10 to 19, and the same ID is set to each message buffer. If the first message whose ID matches an ID of the message buffers is received, it is stored in message buffer 10. At this point, the DN bit of message buffer 10 is set, prohibiting overwriting the message buffer when subsequent messages are received.

When the next message with a matching ID is received, it is received and stored in message buffer 11. Each time a message with a matching ID is received, it is sequentially (in the ascending order) stored in message buffers 12, 13, and so on. Even when a data block consisting of multiple messages is received, the messages can be stored and received without overwriting the previously received matching-ID data.

Whether a data block has been received and stored can be checked by setting the IE bit of the CnMCTRLm register of each message buffer. For example, if a data block consists of k messages, k message buffers are initialized for reception of the data block. The IE bit in message buffers 0 to (k-2) is cleared to 0 (interrupts disabled), and the IE bit in message buffer k-1 is set to 1 (interrupts enabled). In this case, a reception completion interrupt occurs when a message has been received and stored in message buffer k-1, indicating that MBRB has become full. Alternatively, by clearing the IE bit of message buffers 0 to (k-3) and setting the IE bit of message buffer k-2, a warning that MBRB is about to overflow can be issued.

The basic conditions of storing receive data in each message buffer for the MBRB are the same as the conditions of storing data in a single message buffer.

-
- Caution**
1. MBRB can be configured for each of the same message buffer types. Therefore, even if a message buffer of another MBRB whose ID matches but whose message buffer type is different has a vacancy, the received message is not stored in that message buffer, but instead discarded.
 2. MBRB does not have a ring buffer structure. Therefore, after a message is stored in the message buffer having the highest number in the MBRB configuration, a newly received message will not be stored in the message buffer having the lowest message buffer number.
 3. MBRB operates based on the reception and storage conditions; there are no settings dedicated to MBRB, such as function enable bits. By setting the same message buffer type and ID to two or more message buffers, MBRB is automatically configured.
 4. With MBRB, “matching ID” means “matching ID after mask”. Even if the ID set to each message buffer is not the same, if the ID that is masked by the mask register matches, it is considered a matching ID and the buffer that has this ID is treated as the storage destination of a message.
 5. The priority between MBRBs is mentioned in the table *Table 18-24*.
-

18.9.6 Remote frame reception

In all the operation modes, when a remote frame is received, the message buffer that is to store the remote frame is searched from all the message buffers satisfying the following conditions.

- Used as a message buffer
(MA0 bit of CnMCONFm register set to 1.)
- Set as a transmit message buffer
(MT[2:0] bits in CnMCONFm register set to 000_B)
- Ready for reception
(RDY bit of CnMCTRLm register set to 1.)
- Set to transmit message
(RTR bit of CnMCONFm register is cleared to 0.)
- Transmission request is not set.
(TRQ bit of CnMCTRLm register is cleared to 0.)

Upon acceptance of a remote frame, the following actions are executed if the ID of the received remote frame matches the ID of a message buffer that satisfies the above conditions.

- The DLC[3:0] bit string in the CnMDLCLm register store the received DLC value.
- The CnMDATA0m to CnMDATA7m registers in the data area are not updated (data before reception is saved).
- The DN bit of the CnMCTRLm register is set to 1.
- The CINTS1 bit of the CnINTS register is set to 1 (if the IE bit in the CnMCTRLm register of the message buffer that receives and stores the frame is set to 1).
- The receive completion interrupt (INTCnREC) is output (if the IE bit of the message buffer that receives and stores the frame is set to 1 and if the CIE1 bit of the CnIE register is set to 1).
- The message buffer number is recorded in the receive history list.

Caution When a message buffer is searched for receiving and storing a remote frame, overwrite control by the OWS bit of the CnMCONFm register of the message buffer and the DN bit of the CnMCTRLm register are not checked. The setting of OWS is ignored, and DN is set in any case.

If more than one transmit message buffer has the same ID and the ID of the received remote frame matches that ID, the remote frame is stored in the transmit message buffer with the lowest message buffer number.

18.10 Message Transmission

18.10.1 Message transmission

A message buffer with its TRQ bit set to 1 participates in the search for the most high-prioritized message when the following conditions are fulfilled. This behavior is valid for all operational modes.

- Used as a message buffer
(MA0 bit of CnMCONFm register set to 1.)
- Set as a transmit message buffer
(MT[2:0] bits of CnMCONFm register set to 000_B.)
- Ready for transmission
(RDY bit of CnMCTRLm register set to 1.)

The CAN system is a multi-master communication system. In a system like this, the priority of message transmission is determined based on message identifiers (IDs). To facilitate transmission processing by software when there are several messages awaiting transmission, the CAN module uses hardware to check the ID of the message with the highest priority and automatically identifies that message. This eliminates the need for software-based priority control.

Transmission priority is controlled by the identifier (ID).




Figure 18-30 Message processing example

After the transmit message search, the transmit message with the highest priority of the transmit message buffers that have a pending transmission request (message buffers with the TRQ bit set to 1 in advance) is transmitted.

If a new transmission request is set, the transmit message buffer with the new transmission request is compared with the transmit message buffer with a pending transmission request. If the new transmission request has a higher priority, it is transmitted, unless transmission of a message with a low priority has already started. If transmission of a message with a low priority has already started, however, the new transmission request is transmitted later. To solve this priority inversion effect, the software can perform a transmission abort request for the lower priority message. The highest priority is determined according to the following rules.

Priority	Conditions	Description
1 (high)	Value of first 11 bits of ID [ID28 to ID18]:	The message frame with the lowest value represented by the first 11 bits of the ID is transmitted first. If the value of an 11-bit standard ID is equal to or smaller than the first 11 bits of a 29-bit extended ID, the 11-bit standard ID has a higher priority than a message frame with a 29-bit extended ID.
2	Frame type	A data frame with an 11-bit standard ID (RTR bit is cleared to 0) has a higher priority than a remote frame with a standard ID and a message frame with an extended ID.
3	ID type	A message frame with a standard ID (IDE bit is cleared to 0) has a higher priority than a message frame with an extended ID.
4	Value of lower 18 bits of ID [ID17 to ID0]:	If two or more transmission-pending extended ID message frame has equal values in the first 11 bits of the ID and the same frame type (equal RTR bit values), the message frame with the lowest value in the lower 18 bits of its extended ID is transmitted first.
5 (low)	Message buffer number	If two or more message buffers request transmission of message frames with the same ID, the message from the message buffer with the lowest message buffer number is transmitted first.

- Note** 1. If the automatic block transmission request bit ABTTRG is set to 1 in the normal operation mode with ABT, the TRQ bit is set to 1 only for one message buffer in the ABT message buffer group.

If the ABT mode was triggered by ABTTRG bit (1), one TRQ bit is set to 1 in the ABT area (buffer 0 through 7). Beyond this TRQ bit, the application can request transmissions (set TRQ bit to 1) for other TX-message buffers that do not belong to the ABT area. In that case an interval arbitration process (TX-search) evaluates all TX-message buffers with TRQ bit set to 1 and chooses the message buffer that contains the highest prioritized identifier for the next transmission. If there are 2 or more identifiers that have the highest priority (i.e. identical identifiers), the message located at the lowest message buffer number is transmitted at first.

Upon successful transmission of a message frame, the following operations are performed.

- The TRQ flag of the corresponding transmit message buffer is automatically cleared to 0.
 - The transmission completion status bit CINTS0 of the CnINTS register is set to 1 (if the interrupt enable bit (IE) of the corresponding transmit message buffer is set to 1).
 - An interrupt request signal INTCnTRX is output (if the CIE0 bit of the CnIE register is set to 1 and if the interrupt enable bit (IE) of the corresponding transmit message buffer is set to 1).
2. When changing the contents of a transmit buffer, the RDY flag of this buffer must be cleared before updating the buffer contents. As during internal transfer actions, the RDY flag may be locked temporarily, the status of RDY must be checked by software, after changing it.

18.10.2 Transmit history list function

The transmit history list (THL) function records in the transmit history list the number of the transmit message buffer from which data or remote frames have been sent. The THL consists of storage elements equivalent to up to seven messages, the last out-message pointer (LOPT) with the corresponding CnLOPT register, and the transmit history list get pointer (TGPT) with the corresponding CnTGPT register.

The THL is undefined immediately after the transition of the CAN module from the initialization mode to one of the operation modes.

The CnLOPT register holds the contents of the THL element indicated by the value of the LOPT pointer minus 1. By reading the CnLOPT register, therefore, the number of the message buffer that transmitted a data frame or remote frame first can be checked. The LOPT pointer is utilized as a write pointer that indicates to what part of the THL a message buffer number is recorded. Any time a data frame or remote frame is transmitted, the corresponding message buffer number is recorded to the THL element indicated by the LOPT pointer. Each time recording to the THL has been completed, the LOPT pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

The TGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the THL. This pointer indicates the first THL element that the CPU has not yet read. By reading the CnTGPT register by software, the number of a message buffer that has completed transmission can be read. Each time a message buffer number is read from the CnTGPT register, the TGPT pointer is automatically incremented.

If the value of the TGPT pointer matches the value of the LOPT pointer, the THPM bit (transmit history list pointer match) of the CnTGPT register is set to 1. This indicates that no message buffer numbers that have not been read remain in the THL. If a new message buffer number is recorded, the LOPT pointer is incremented and because its value no longer matches the value of the TGPT pointer, the THPM bit is cleared. In other words, the numbers of the unread message buffers exist in the THL.

If the LOPT pointer is incremented and matches the value of the TGPT pointer minus 1, the TOVF bit (transmit history list overflow) of the CnTGPT register is set to 1. This indicates that the THL is full of message buffer numbers that have not been read. If a new message is received and stored, the message buffer number recorded last is overwritten by the message buffer number that transmitted its message afterwards. In this case, after the TOVF bit has been set (1), therefore, the recorded message buffer numbers in the THL do not completely reflect the chronological order. However the other transmitted messages can be found by a CPU search applied to all transmit message buffers unless the CPU has not overwritten a transmit object in one of these buffers beforehand. In total up to six transmission completions can occur without overflowing the THL.

Caution If the history list is in the overflow condition (TOVF is set), reading the history list contents is still possible, until the history list is empty (indicated by THPM flag set). Nevertheless, the history list remains in the overflow condition, until TOVF is cleared by software. If TOVF is not cleared, the THPM flag will also not be updated (cleared) upon successful transmission of a new message. This may lead to the situation, that THPM indicates an empty history list, although a successful transmission has taken place, while the history list is in the overflow state (TOVF and THPM are set).




Figure 18-31 Transmit history list

18.10.3 Automatic block transmission (ABT)

The automatic block transmission (ABT) function is used to transmit two or more data frames successively with no CPU interaction. The maximum number of transmit message buffers assigned to the ABT function is eight (message buffer numbers 0 to 7).

By setting the OPMODE[2:0] bits of the CnCTRL register to 010_B, “normal operation mode with automatic block transmission function” (hereafter referred to as ABT mode) can be selected.

To issue an ABT transmission request, define the message buffers by software first. Set the MA0 bit (1) in all the message buffers used for ABT, and define all the buffers as transmit message buffers by setting the MT[2:0] bits to 000_B. Be sure to set the same ID for the message buffers for ABT even when that ID is being used for all the message buffers. To use two or more IDs, set the ID of each message buffer by using the CnMIDLm and CnMIDHm registers. Set the CnMDLCm and CnMDATA0m to CnMDATA7m registers before issuing a transmission request for the ABT function.

After initialization of message buffers for ABT is finished, the RDY bit needs to be set (1). In the ABT mode, the TRQ bit does not have to be manipulated by software.

After the data for the ABT message buffers has been prepared, set the ABTTRG bit to 1. Automatic block transmission is then started. When ABT is started, the TRQ bit in the first message buffer (message buffer 0) is automatically set to 1. After transmission of the data of message buffer 0 is finished, the TRQ bit of the next message buffer, message buffer 1, is set automatically. In this way, transmission is executed successively.

A delay time can be inserted by program in the interval in which the transmission request (TRQ) is automatically set while successive transmission is being executed. The delay time to be inserted is defined by the CnGMABTD register. The unit of the delay time is DBT (data bit time). DBT depends on the setting of the CnBRP and CnBTR registers.

Among transmit objects within the ABT-area, the priority of the transmission ID is not evaluated. The data of message buffers 0 to 7 are sequentially transmitted. When transmission of the data frame from message buffer 7 has been completed, the ABTTRG bit is automatically cleared to 0 and the ABT operation is finished.

If the RDY bit of an ABT message buffer is cleared during ABT, no data frame is transmitted from that buffer, ABT is stopped, and the ABTTRG bit is cleared. After that, transmission can be resumed from the message buffer where ABT stopped, by setting the RDY and ABTTRG bits to 1 by software. To not resume transmission from the message buffer where ABT stopped, the internal ABT engine can be reset by setting the ABTCLR bit to 1 while ABT mode is stopped and the ABTTRG bit is cleared to 0. In this case, transmission is started from message buffer 0 if the ABTCLR bit is cleared to 0 and then the ABTTRG bit is set to 1.

An interrupt can be used to check if data frames have been transmitted from all the message buffers for ABT. To do so, the IE bit of the CnMCTRLm register of each message buffer except the last message buffer needs to be cleared (0).

If a transmit message buffer other than those used by the ABT function (message buffers 8 to 31) is assigned to a transmit message buffer, the message to be transmitted next is determined by the priority of the transmission ID of the ABT message buffer whose transmission is currently

held pending and the transmission ID of the message buffers other than those used by the ABT function.

Transmission of a data frame from an ABT message buffer is not recorded in the transmit history list (THL).

-
- Caution**
1. Set the ABTCLR bit to 1 while the ABTTTRG bit is cleared to 0 in order to resume ABT operation at buffer No.0. If the ABTCLR bit is set to 1 while the ABTTTRG bit is set to 1, the subsequent operation is not guaranteed.
 2. If the automatic block transmission engine is cleared by setting the ABTCLR bit to 1, the ABTCLR bit is automatically cleared immediately after the processing of the clearing request is completed.
 3. Do not set the ABTTTRG bit in the initialization mode. If the ABTTTRG bit is set in the initialization mode, the proper operation is not guaranteed after the mode is changed from the initialization mode to the ABT mode.
 4. Do not set the TRQ bit of the ABT message buffers to 1 by software in the normal operation mode with ABT. Otherwise, the operation is not guaranteed.
 5. The CnGMABTD register is used to set the delay time that is inserted in the period from completion of the preceding ABT message to setting of the TRQ bit for the next ABT message when the transmission requests are set in the order of message numbers for each message for ABT that is successively transmitted in the ABT mode. The timing at which the messages are actually transmitted onto the CAN bus varies depending on the status of transmission from other stations and the status of the setting of the transmission request for messages other than the ABT messages (message buffers 8 to 31).
 6. If a transmission request is made for a message other than an ABT message and if no delay time is inserted in the interval in which transmission requests for ABT are automatically set (CnGMABTD register = 00_H), messages other than ABT messages may be transmitted not depending on their priority compared to the priority of the ABT message.
 7. Do not clear the RDY bit to 0 when the ABTTTRG bit = 1.
 8. If a message is received from another node while normal operation mode with ABT is active, the TX-message from the ABT-area may be transmitted with delay of one frame although CnGMABTD register was set up with 00_H.
-

18.10.4 Transmission abort process

(1) Transmission abort process except for in normal operation mode with automatic block transmission (ABT)

The user can clear the TRQ bit of the CnMCTRLm register to 0 to abort a transmission request. The TRQ bit will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using the TSTAT bit of the CnCTRL register and the CnTGPT register, which indicate the transmission status on the CAN bus (for details, refer to the processing in *Figure 18-45 on page 647*).

(2) Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT)

The user can clear the ABTTRG bit of the CnGMABT register to 0 to abort a transmission request. After checking the ABTTRG bit of the CnGMABT register = 0, clear the TRQ bit of the CnMCTRLm register to 0. The TRQ bit will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using the TSTAT bit of the CnCTRL register and the CnTGPT register, which indicate the transmission status on the CAN bus (for details, refer to the processing in *Figure 18-46 on page 648*).

(3) Transmission abort process for ABT transmission in normal operation mode with automatic block transmission (ABT)

To abort ABT that is already started, clear the ABTTRG bit of the CnGMABT register to 0. In this case, the ABTTRG bit remains 1 if an ABT message is currently being transmitted and until the transmission is completed (successfully or not), and is cleared to 0 as soon as transmission is finished. This aborts ABT.

If the last transmission (before ABT) was successful, the normal operation mode with ABT is left with the internal ABT pointer pointing to the next message buffer to be transmitted.

In the case of an erroneous transmission, the position of the internal ABT pointer depends on the status of the TRQ bit in the last transmitted message buffer. If the TRQ bit is set to 1 when clearing the ABTTRG bit is requested, the internal ABT pointer points to the last transmitted message buffer (for details, refer to the process in *Figure 18-47 on page 649*). If the TRQ bit is cleared to 0 when clearing the ABTTRG bit is requested, the internal ABT pointer is incremented (+1) and points to the next message buffer in the ABT area (for details, refer to the process in *Figure 18-48 on page 650*).

Caution Be sure to abort ABT by clearing ABTTRG bit to 0. The operation is not guaranteed if aborting transmission is requested by clearing RDY.

When the normal operation mode with ABT is resumed after ABT has been aborted and the ABTTRG bit is set to 1, the next ABT message buffer to be transmitted can be determined from the following table.

Status of TRQ of ABT message buffer	Abort after successful transmission	Abort after erroneous transmission
Set (1)	Next message buffer in the ABT area ^a	Same message buffer in the ABT area
Cleared (0)	Next message buffer in the ABT area ^a	Next message buffer in the ABT area ^a

- ^{a)} The above resumption operation can be performed only if a message buffer ready for ABT exists in the ABT area. For example, an abort request that is issued while ABT of message buffer 7 is in progress is regarded as completion of ABT, rather than abort, if transmission of message buffer 7 has been successfully completed, even if the ABTTRG bit is cleared to 0. If the RDY bit in the next message buffer in the ABT area is cleared to 0, the internal ABT pointer is retained, but the resumption operation is not performed even if the ABTTRG bit is set to 1, and ABT ends immediately.

18.10.5 Remote frame transmission

Remote frames can be transmitted only from transmit message buffers. Set whether a data frame or remote frame is transmitted via the RTR bit of the CnMCONFm register. Setting (1) the RTR bit sets remote frame transmission.

18.11 Power Saving Modes

18.11.1 CAN sleep mode

The CAN sleep mode can be used to set the CAN Controller to stand-by mode in order to reduce power consumption. The CAN module can enter the CAN sleep mode from all operation modes. Release of the CAN sleep mode returns the CAN module to exactly the same operation mode from which the CAN sleep mode was entered.

In the CAN sleep mode, the CAN module does not transmit messages, even when transmission requests are issued or pending.

(1) Entering CAN sleep mode

The CPU issues a CAN sleep mode transition request by writing 01_B to the PSMODE[1:0] bits of the CnCTRL register.

This transition request is acknowledged only under the following conditions.

1. The CAN module is already in one of the following operation modes
 - Normal operation mode
 - Normal operation mode with ABT
 - Receive-only mode
 - Single-shot mode
 - Self-test mode
 - CAN stop mode in all the above operation modes
2. The CAN bus state is bus idle (the 4th bit in the interframe space is recessive).
If the CAN bus is fixed to dominant, the request for transition to the CAN sleep mode is held pending. Also the transition from CAN stop mode to CAN sleep mode is independent of the CAN bus state.
3. No transmission request is pending

Note If a sleep mode request is pending, and at the same time a message is received in a message box, the sleep mode request is not cancelled, but is executed right after message storage has been finished. This may result in AFCAN being in sleep mode, while the CPU would execute the RX interrupt routine. Therefore, the interrupt routine must check the access to the message buffers as well as reception history list registers by using the MBON flag, if sleep mode is used.

Similarly, if a sleep mode request is pending, and at the same time a message is transmitted in a message box, the sleep mode request is not cancelled, but is executed. This may result in CAN being in sleep mode, while the CPU would execute the transmit interrupt routine. Therefore, the interrupt routine must check the access to the message buffers as well as transmission history list registers by using the MBON flag, if sleep mode is used.

If any one of the conditions mentioned above is not met, the CAN module will operate as follows.

- If the CAN sleep mode is requested from the initialization mode, the CAN sleep mode transition request is ignored and the CAN module remains in the initialization mode.
- If the CAN bus state is not bus idle (i.e., the CAN bus state is either transmitting or receiving) when the CAN sleep mode is requested in one of

the operation modes, immediate transition to the CAN sleep mode is not possible. In this case, the CAN sleep mode transition request has to be held pending until the CAN bus state becomes bus idle (the 4th bit in the interframe space is recessive). In the time from the CAN sleep mode request to successful transition, the PSMODE[1:0] bits remain 00_B. When the module has entered the CAN sleep mode, the PSMODE[1:0] bits are set to 01_B.

- If a request for transition to the initialization mode and a request for transition to the CAN sleep mode are made at the same time while the CAN module is in one of the operation modes, the request for the initialization mode is enabled. The CAN module enters the initialization mode at a predetermined timing. At this time, the CAN sleep mode request is not held pending and is ignored.
- Even when initialization mode and sleep mode are not requested simultaneously (i.e the first request has not been granted while the second request is made), the request for initialization has priority over the sleep mode request. The sleep mode request is cancelled when the initialization mode is requested. When a pending request for initialization mode is present, a subsequent request for Sleep mode request is cancelled right at the point in time where it was submitted.

(2) Status in CAN sleep mode

The CAN module is in the following state after it enters the CAN sleep mode:

- The internal operating clock is stopped and the power consumption is minimized.
- The function to detect the falling edge of the CAN reception pin (CRXDn) remains in effect to wake up the CAN module from the CAN bus.
- To wake up the CAN module from the CPU, data can be written to the PSMODE[1:0] bits of the CAN module control register (CnCTRL), but nothing can be written to other CAN module registers or bits.
- The CAN module registers can be read, except for the CnLIPT, CnRGPT, CnLOPT, and CnTGPT registers.
- The CAN message buffer registers cannot be written or read.
- MBON bit of the CAN Global Control register (CnGMCTRL) is cleared.
- A request for transition to the initialization mode is not acknowledged and is ignored.

(3) Releasing CAN sleep mode

The CAN sleep mode is released by the following events:

- When the CPU writes 00_B to the PSMODE[1:0] bits of the CnCTRL register
- A falling edge at the CAN reception pin (CRXDn) (i.e. the CAN bus level shifts from recessive to dominant)

Caution Even if the falling edge belongs to the SOF of a receive message, this message will not be received and stored. If the CPU has turned off the clock supply to the CAN module while the CAN module was in sleep mode, even subsequently the CAN sleep mode will not be released and PSMODE [1:0] will remain 01_B unless the clock to the CAN module is supplied again. In addition to this, the receive message will not be received after that.

After releasing the sleep mode, the CAN module returns to the operation mode from which the CAN sleep mode was requested and the PSMODE[1:0] bits of the CnCTRL register must be reset by software to 00_B. If the CAN sleep mode is released by a change in the CAN bus state, the CINTS5 bit of the CnINTS register is set to 1, regardless of the CIE bit of the CnIE register. After the CAN module is released from the CAN sleep mode, it participates in the CAN bus again by automatically detecting 11 consecutive recessive-level bits on the CAN bus. The user application has to wait until MBON = 1, before accessing message buffers again.

When a request for transition to the initialization mode is made while the CAN module is in the CAN sleep mode, that request is ignored; the CAN module has to be released from sleep mode by software first before entering the initialization mode.

Caution

1. Be aware that the release of CAN sleep mode by CAN bus event, and thus the wake up interrupt may happen at any time, even right after requesting sleep mode, if a CAN bus event occurs.
2. Always reset the PSMODE[1:0] bits to 00_B, when waking up from CAN sleep mode, before accessing any other registers of the CAN module.
3. Always clear the interrupt flag CINTS5, when waking up from CAN sleep mode.

18.11.2 CAN stop mode

The CAN stop mode can be used to set the CAN Controller to stand-by mode to reduce power consumption. The CAN module can enter the CAN stop mode only from the CAN sleep mode. Release of the CAN stop mode puts the CAN module in the CAN sleep mode.

The CAN stop mode can only be released (entering CAN sleep mode) by writing 01_B to the PSMODE[1:0] bits of the CnCTRL register and not by a change in the CAN bus state. No message is transmitted even when transmission requests are issued or pending.

(1) Entering CAN stop mode

A CAN stop mode transition request is issued by writing 11_B to the PSMODE[1:0] bits of the CnCTRL register.

A CAN stop mode request is only acknowledged when the CAN module is in the CAN sleep mode. In all other modes, the request is ignored.

Caution To set the CAN module to the CAN stop mode, the module must be in the CAN sleep mode. To confirm that the module is in the sleep mode, check that the PSMODE[1:0] bits = 01_B, and then request the CAN stop mode. If a bus change occurs at the CAN reception pin (CRXDn) while this process is being performed, the CAN sleep mode is automatically released. In this case, the CAN stop mode transition request cannot be acknowledged.

(2) Status in CAN stop mode

The CAN module is in the following state after it enters the CAN stop mode.

- The internal operating clock is stopped and the power consumption is minimized.
- To wake up the CAN module from the CPU, data can be written to the PSMODE[1:0] bits of the CAN module control register (CnCTRL), but nothing can be written to other CAN module registers or bits.
- The CAN module registers can be read, except for the CnLIPT, CnRGPT, CnLOPT, and CnTGPT registers.
- The CAN message buffer registers cannot be written or read.
- MBON bit of the CAN Global Control register (CnGMCTRL) is cleared.
- An initialization mode transition request is not acknowledged and is ignored.

(3) Releasing CAN stop mode

The CAN stop mode can only be released by writing 01_B to the PSMODE[1:0] bits of the CnCTRL register. After releasing the CAN stop mode, the CAN module enters the CAN sleep mode.

When the initialization mode is requested while the CAN module is in the CAN stop mode, that request is ignored; the CPU has to release the stop mode and subsequently CAN sleep mode before entering the initialization mode. It is impossible to enter the other operation mode directly from the CAN stop mode not entering the CAN sleep mode, that request is ignored.

18.11.3 Example of using power saving modes

In some application systems, it may be necessary to place the CPU in a power saving mode to reduce the power consumption. By using the power saving mode specific to the CAN module and the power saving mode specific to the CPU in combination, the CPU can be woken up from the power saving status by the CAN bus.

Here is an example for using the power saving modes.

- First, put the CAN module in the CAN sleep mode (PSMODE[1:0] = 01_B).
Next, put the CPU in the power saving mode. If an edge transition from recessive to dominant is detected at the CAN reception pin (CRXDn) in this status, the CINTS5 bit in the CAN module is set to 1. If the CIE5 bit of the CnCTRL register is set to 1, a wakeup interrupt (INTWUPn) is generated.
- The CAN module is automatically released from CAN sleep mode (PSMODE = 00_B) and returns to normal operation mode.
- The CPU, in response to INTWUPn, can release its own power saving mode and return to normal operation mode.

To further reduce the power consumption of the CPU, the internal clock - including that of the CAN module - may be stopped. In this case, the operating clock supplied to the CAN module is stopped after the CAN module has been put in CAN sleep mode. Then the CPU enters a power saving mode in which the clock supplied to the CPU is stopped.

- If an edge transition from recessive to dominant is detected at the CAN reception pin (CRXDn) in this status, the CAN module can set the CINTS5 bit to 1 and generate the wakeup interrupt (INTWUPn) even if it is not supplied with the clock.
- The other functions, however, do not operate, because clock supply to the CAN module is stopped, and the module remains in CAN sleep mode.
- The CPU, in response to INTWUPn
 - releases its power saving mode,
 - resumes supply of the internal clocks - including the clock to the CAN module - after the oscillation stabilization time has elapsed, and
 - starts instruction execution.
- The CAN module is immediately released from the CAN sleep mode when clock supply is resumed, and returns to the normal operation mode (PSMODE = 00_B).

18.12 Interrupt Function

The CAN module provides 6 different interrupt sources.

The occurrence of these interrupt sources is stored in interrupt status registers. Four separate interrupt request signals are generated from the six interrupt sources. When an interrupt request signal that corresponds to two or more interrupt sources is generated, the interrupt sources can be identified by using an interrupt status register. After an interrupt source has occurred, the corresponding interrupt status bit must be cleared to 0 by software.

Table 18-25 List of CAN module interrupt sources

No.	Interrupt status bit		Interrupt enable bit		Interrupt request signal	Interrupt source description
	Name	Register	Name	Register		
1	CINTS0	CnINTS	CIE0 ^a	CnIE	INTCnTRX	Message frame successfully transmitted from message buffer m
2	CINTS1	CnINTS	CIE1 ^a	CnIE	INTCnREC	Valid message frame reception in message buffer m
3	CINTS2	CnINTS	CIE2	CnIE	INTCnERR	CAN module error state interrupt (Supplement 1)
4	CINTS3	CnINTS	CIE3	CnIE		CAN module protocol error interrupt (Supplement 2)
5	CINTS4	CnINTS	CIE4	CnIE		CAN module arbitration loss interrupt
6	CINTS5	CnINTS	CIE5	CnIE	INTCnWUP	CAN module wakeup interrupt from CAN sleep mode (Supplement 3)

^{a)} The IE bit (message buffer interrupt enable bit) in the CnMCTRL register of the corresponding message buffer has to be set to 1 for that message buffer to participate in the interrupt generation process.

- Supplements**
1. This interrupt is generated when the transmission/reception error counter is at the warning level, or in the error passive or bus-off state.
 2. This interrupt is generated when a stuff error, form error, ACK error, bit error, or CRC error occurs.
 3. This interrupt is generated when the CAN module is woken up from the CAN sleep mode because a falling edge is detected at the CAN reception pin (CAN bus transition from recessive to dominant).

18.13 Diagnosis Functions and Special Operational Modes

The CAN module provides a receive-only mode, single-shot mode, and self-test mode to support CAN bus diagnosis functions or the operation of special CAN communication methods.

18.13.1 Receive-only mode

The receive-only mode is used to monitor receive messages without causing any interference on the CAN bus and can be used for CAN bus analysis nodes.

For example, this mode can be used for automatic baud-rate detection. The baud rate in the CAN module is changed until “valid reception” is detected, so that the baud rates in the module match (“valid reception” means a message frame has been received in the CAN protocol layer without occurrence of an error and with an appropriate ACK between nodes connected to the CAN bus). A valid reception does not require message frames to be stored in a receive message buffer (data frames) or transmit message buffer (remote frames). The event of valid reception is indicated by setting the VALID bit of the CnCTRL register (1).




Figure 18-32 CAN module terminal connection in receive-only mode

In the receive-only mode, no message frames can be transmitted from the CAN module to the CAN bus. Transmit requests issued for message buffers defined as transmit message buffers are held pending.

In the receive-only mode, the CAN transmission pin (CTXDn) in the CAN module is fixed to the recessive level. Therefore, no active error flag can be transmitted from the CAN module to the CAN bus even when a CAN bus error is detected while receiving a message frame. Since no transmission can be issued from the CAN module, the transmission error counter the CnERC.TEC7 to CnERC.TEC0 bits are never updated. Therefore, a CAN module in the receive-only mode does not enter the bus-off state.

Furthermore, in the receive-only mode ACK is not returned to the CAN bus in this mode upon the valid reception of a message frame. Internally, the local node recognizes that it has transmitted ACK. An overload frame cannot be transmitted to the CAN bus.

Caution If only two CAN nodes are connected to the CAN bus and one of them is operating in the receive-only mode, there is no ACK on the CAN bus. Due to the missing ACK, the transmitting node will transmit an active error flag, and repeat transmitting a message frame. The transmitting node becomes error passive after transmitting the message frame 16 times (assuming that the error counter was 0 in the beginning and no other errors have occurred). After the message frame for the 17th time is transmitted, the transmitting node generates a passive error flag. The receiving node in the receive-only mode detects the first valid message frame at this point, and the VALID bit is set to 1 for the first time.

18.13.2 Single-shot mode

In the single-shot mode, automatic re-transmission as defined in the CAN protocol is switched off. (According to the CAN protocol, a message frame transmission that has been aborted by either arbitration loss or error occurrence has to be repeated without control by software.) All other behavior of single shot mode is identical to normal operation mode. Features of single shot mode can not be used in combination with normal mode with ABT.

The single-shot mode disables the re-transmission of an aborted message frame transmission according to the setting of the AL bit of the CnCTRL register. When the AL bit is cleared to 0, re-transmission upon arbitration loss and upon error occurrence is disabled. If the AL bit is set to 1, re-transmission upon error occurrence is disabled, but re-transmission upon arbitration loss is enabled. As a consequence, the TRQ bit in a message buffer defined as a transmit message buffer is cleared to 0 by the following events:

- Successful transmission of the message frame
- Arbitration loss while sending the message frame
- Error occurrence while sending the message frame

The events arbitration loss and error occurrence can be distinguished by checking the CINTS4 and CINTS3 bits of the CnINTS register respectively, and the type of the error can be identified by reading the LEC[2:0] bits of the CnLEC register.

Upon successful transmission of the message frame, the transmit completion interrupt bit CINTS0 of the CnINTS register is set to 1. If the CIE0 bit of the CnIE register is set to 1 at this time, an interrupt request signal is output.

The single-shot mode can be used when emulating time-triggered communication methods (e.g., TTCAN level 1).

Caution The AL bit is only valid in single-shot mode. It does not influence the operation of re-transmission upon arbitration loss in the other operation modes.

18.13.3 Self-test mode

In the self-test mode, message frame transmission and message frame reception can be tested without connecting the CAN node to the CAN bus or without affecting the CAN bus.

In the self-test mode, the CAN module is completely disconnected from the CAN bus, but transmission and reception are internally looped back. The CAN transmission pin (CTXDn) is fixed to the recessive level.

If the falling edge on the CAN reception pin (CRXDn) is detected after the CAN module has entered the CAN sleep mode from the self-test mode, however, the module is released from the CAN sleep mode in the same manner as the other operation modes. To keep the module in the CAN sleep mode, use the CAN reception pin (CRXDn) as a port pin.




Figure 18-33 CAN module terminal connection in self-test mode

18.13.4 Receive/transmit operation in each operation mode

The following table shows outline of the receive/transmit operation in each operation mode.

Table 18-26 Outline of the receive/transmit in each operation mode

Operation mode	Transmission of data/remote frame	Transmission of ACK	Transmission of error/overload frame	Transmission retry	Automatic block transmission (ABT)	Set of VALID bit	Store data to message buffer
Initialization mode	No	No	No	No	No	No	No
Normal operation mode	Yes	Yes	Yes	Yes	No	Yes	Yes
Normal operation mode with ABT	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Receive only mode	No	No	No	No	No	Yes	Yes
Single-shot mode	Yes	Yes	Yes	No ^a	No	Yes	Yes
Self-test mode	Yes ^b	Yes ^b	Yes ^b	Yes ^b	No	Yes ^b	Yes ^b

a) When the arbitration lost occurs, control of re-transmission is possible by the AL bit of CnCTRL register.

b) Each signals are not generated to outside, but generated into the CAN module.

18.14 Time Stamp Function

CAN is an asynchronous, serial protocol. All nodes connected to the CAN bus have a local, autonomous clock. As a consequence, the clocks of the nodes have no relation (i.e., the clocks are asynchronous and may have different frequencies).

In some applications, however, a common time base over the network (= global time base) is needed. In order to build up a global time base, a time stamp function is used. The essential mechanism of a time stamp function is the capture of timer values triggered by signals on the CAN bus.

18.14.1 Time stamp function

The CAN Controller supports the capturing of timer values triggered by a specific frame. An on-chip 16-bit capture timer unit in a microcontroller system is used in addition to the CAN Controller. The 16-bit capture timer unit captures the timer value according to a trigger signal (TSOUT) for capturing that is output when a data frame is received from the CAN Controller. The CPU can retrieve the time of occurrence of the capture event, i.e., the time stamp of the message received from the CAN bus, by reading the captured value. The TSOUT signal can be selected from the following two event sources and is specified by the TSSEL bit of the CnTS register.

- SOF event (start of frame) (TSSEL = 0)
- EOF event (last bit of end of frame) (TSSEL = 1)

The TSOUT signal is enabled by setting the TSEN bit of the CnTS register to 1.




Figure 18-34 Timing diagram of capture signal TSOUT

The TSOUT signal toggles its level upon occurrence of the selected event during data frame reception (in *Figure 18-34*, the SOF is used as the trigger event source). To capture a timer value by using the TSOUT signal, the capture timer unit must detect the capture signal at both the rising edge and falling edge.

This time stamp function is controlled by the TSLOCK bit of the CnTS register. When TSLOCK is cleared to 0, the TSOUT signal toggles upon occurrence of the selected event. If TSLOCK is set to 1, the TSOUT signal toggles upon occurrence of the selected event, but the toggle is stopped as the TSEN bit is automatically cleared to 0 as soon as the message storing to the message buffer 0 starts. This suppresses the subsequent toggle occurrence by the TSOUT signal, so that the time stamp value toggled last (= captured last) can be saved as the time stamp value of the time at which the data frame was received in message buffer 0.

Caution The time stamp function using the TSLOCK bit stops toggle of the TSOUT signal by receiving a data frame in message buffer 0. Therefore, message buffer 0 must be set as a receive message buffer. Since a receive message buffer cannot receive a remote frame, toggle of the TSOUT signal cannot be stopped by reception of a remote frame. Toggle of the TSOUT signal does not stop when a data frame is received in a message buffer other than message buffer 0.

For these reasons, a data frame cannot be received in message buffer 0 when the CAN module is in the normal operation mode with ABT, because message buffer 0 must be set as a transmit message buffer. In this operation mode, therefore, the function to stop toggle of the TSOUT signal by the TSLOCK bit cannot be used.

18.15 Baud Rate Settings

18.15.1 Baud rate setting conditions

Make sure that the settings are within the range of limit values for ensuring correct operation of the CAN Controller, as follows.

- $5TQ \leq SPT$ (sampling point) $\leq 17 TQ$
 $SPT = TSEG1 + 1$
- $8 TQ \leq DBT$ (data bit time) $\leq 25 TQ$
 $DBT = TSEG1 + TSEG2 + 1TQ = TSEG2 + SPT$
- $1 TQ \leq SJW$ (synchronization jump width) $\leq 4TQ$
 $SJW \leq DBT - SPT$
- $4 \leq TSEG1 \leq 16$ [$3 \leq$ Setting value of $TSEG1[3:0] \leq 15$]
- $1 \leq TSEG2 \leq 8$ [$0 \leq$ Setting value of $TSEG2[2:0] \leq 7$]

- Note**
1. $TQ = 1/f_{TQ}$ (f_{TQ} : CAN protocol layer basic system clock)
 2. $TSEG1[3:0]$ (Bits 3 to 0 of CAN bit rate register (CnBTR))
 3. $TSEG2[2:0]$ (Bits 10 to 8 of CAN bit rate register (CnBTR))

Table 18-27 shows the combinations of bit rates that satisfy the above conditions.

Table 18-27 Settable bit rate combinations (1/3)

Valid bit rate setting					CnBTR register setting value		Sampling point (unit %)
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
25	1	8	8	8	1111	111	68.0
24	1	7	8	8	1110	111	66.7
24	1	9	7	7	1111	110	70.8
23	1	6	8	8	1101	111	65.2
23	1	8	7	7	1110	110	69.6
23	1	10	6	6	1111	101	73.9
22	1	5	8	8	1100	111	63.6
22	1	7	7	7	1101	110	68.2
22	1	9	6	6	1110	101	72.7
22	1	11	5	5	1111	100	77.3
21	1	4	8	8	1011	111	61.9
21	1	6	7	7	1100	110	66.7
21	1	8	6	6	1101	101	71.4
21	1	10	5	5	1110	100	76.2
21	1	12	4	4	1111	011	81.0
20	1	3	8	8	1010	111	60.0
20	1	5	7	7	1011	110	65.0
20	1	7	6	6	1100	101	70.0
20	1	9	5	5	1101	100	75.0
20	1	11	4	4	1110	011	80.0
20	1	13	3	3	1111	010	85.0
19	1	2	8	8	1001	111	57.9
19	1	4	7	7	1010	110	63.2
19	1	6	6	6	1011	101	68.4
19	1	8	5	5	1100	100	73.7
19	1	10	4	4	1101	011	78.9
19	1	12	3	3	1110	010	84.2
19	1	14	2	2	1111	001	89.5
18	1	1	8	8	1000	111	55.6
18	1	3	7	7	1001	110	61.1
18	1	5	6	6	1010	101	66.7
18	1	7	5	5	1011	100	72.2
18	1	9	4	4	1100	011	77.8
18	1	11	3	3	1101	010	83.3
18	1	13	2	2	1110	001	88.9
18	1	15	1	1	1111	000	94.4
17	1	2	7	7	1000	110	58.8

Table 18-27 Settable bit rate combinations (2/3)

Valid bit rate setting					CnBTR register setting value		Sampling point (unit %)
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
17	1	4	6	6	1001	101	64.7
17	1	6	5	5	1010	100	70.6
17	1	8	4	4	1011	011	76.5
17	1	10	3	3	1100	010	82.4
17	1	12	2	2	1101	001	88.2
17	1	14	1	1	1110	000	94.1
16	1	1	7	7	0111	110	56.3
16	1	3	6	6	1000	101	62.5
16	1	5	5	5	1001	100	68.8
16	1	7	4	4	1010	011	75.0
16	1	9	3	3	1011	010	81.3
16	1	11	2	2	1100	001	87.5
16	1	13	1	1	1101	000	93.8
15	1	2	6	6	0111	101	60.0
15	1	4	5	5	1000	100	66.7
15	1	6	4	4	1001	011	73.3
15	1	8	3	3	1010	010	80.0
15	1	10	2	2	1011	001	86.7
15	1	12	1	1	1100	000	93.3
14	1	1	6	6	0110	101	57.1
14	1	3	5	5	0111	100	64.3
14	1	5	4	4	1000	011	71.4
14	1	7	3	3	1001	010	78.6
14	1	9	2	2	1010	001	85.7
14	1	11	1	1	1011	000	92.9
13	1	2	5	5	0110	100	61.5
13	1	4	4	4	0111	011	69.2
13	1	6	3	3	1000	010	76.9
13	1	8	2	2	1001	001	84.6
13	1	10	1	1	1010	000	92.3
12	1	1	5	5	0101	100	58.3
12	1	3	4	4	0110	011	66.7
12	1	5	3	3	0111	010	75.0

Table 18-27 Settable bit rate combinations (3/3)

Valid bit rate setting					CnBTR register setting value		Sampling point (unit %)
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
12	1	7	2	2	1000	001	83.3
12	1	9	1	1	1001	000	91.7
11	1	2	4	4	0101	011	63.6
11	1	4	3	3	0110	010	72.7
11	1	6	2	2	0111	001	81.8
11	1	8	1	1	1000	000	90.9
10	1	1	4	4	0100	011	60.0
10	1	3	3	3	0101	010	70.0
10	1	5	2	2	0110	001	80.0
10	1	7	1	1	0111	000	90.0
9	1	2	3	3	0100	010	66.7
9	1	4	2	2	0101	001	77.8
9	1	6	1	1	0110	000	88.9
8	1	1	3	3	0011	010	62.5
8	1	3	2	2	0100	001	75.0
8	1	5	1	1	0101	000	87.5
7 ^a	1	2	2	2	0011	001	71.4
7 ^a	1	4	1	1	0100	000	85.7
6 ^a	1	1	2	2	0010	001	66.7
6 ^a	1	3	1	1	0011	000	83.3
5 ^a	1	2	1	1	0010	000	80.0
4 ^a	1	1	1	1	0001	000	75.0

a) Setting with a DBT value of 7 or less is valid only when the value of the CnBRP register is other than 00_H.

Caution The values in *Table 18-27* do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

18.15.2 Representative examples of baud rate settings

Table 18-28 and Table 18-29 show representative examples of baud rate settings.

Table 18-28 Representative examples of baud rate settings
($f_{CANMOD} = 8 \text{ MHz}$) (1/2)

Set baud rate value (unit: kbps)	Division ratio of CnBRP register	CnBRP register set value	Valid bit rate setting (unit: kbps)					CnBTR register setting value		Sampling point (unit: %)
			Length of DBT	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
1000	1	00000000	8	1	1	3	3	0011	010	62.5
1000	1	00000000	8	1	3	2	2	0100	001	75.0
1000	1	00000000	8	1	5	1	1	0101	000	87.5
500	1	00000000	16	1	1	7	7	0111	110	56.3
500	1	00000000	16	1	3	6	6	1000	101	62.5
500	1	00000000	16	1	5	5	5	1001	100	68.8
500	1	00000000	16	1	7	4	4	1010	011	75.0
500	1	00000000	16	1	9	3	3	1011	010	81.3
500	1	00000000	16	1	11	2	2	1100	001	87.5
500	1	00000000	16	1	13	1	1	1101	000	93.8
500	2	00000001	8	1	1	3	3	0011	010	62.5
500	2	00000001	8	1	3	2	2	0100	001	75.0
500	2	00000001	8	1	5	1	1	0101	000	87.5
250	2	00000001	16	1	1	7	7	0111	110	56.3
250	2	00000001	16	1	3	6	6	1000	101	62.5
250	2	00000001	16	1	5	5	5	1001	100	68.8
250	2	00000001	16	1	7	4	4	1010	011	75.0
250	2	00000001	16	1	9	3	3	1011	010	81.3
250	2	00000001	16	1	11	2	2	1100	001	87.5
250	2	00000001	16	1	13	1	1	1101	000	93.8
250	4	00000011	8	1	3	2	2	0100	001	75.0
250	4	00000011	8	1	5	1	1	0101	000	87.5
125	4	00000011	16	1	1	7	7	0111	110	56.3
125	4	00000011	16	1	3	6	6	1000	101	62.5
125	4	00000011	16	1	5	5	5	1001	100	68.8
125	4	00000011	16	1	7	4	4	1010	011	75.0
125	4	00000011	16	1	9	3	3	1011	010	81.3
125	4	00000011	16	1	11	2	2	1100	001	87.5
125	4	00000011	16	1	13	1	1	1101	000	93.8
125	8	00000111	8	1	3	2	2	0100	001	75.0
125	8	00000111	8	1	5	1	1	0101	000	87.5
100	4	00000011	20	1	7	6	6	1100	101	70.0
100	4	00000011	20	1	9	5	5	1101	100	75.0
100	5	00000100	16	1	7	4	4	1010	011	75.0
100	5	00000100	16	1	9	3	3	1011	010	81.3

Table 18-28 Representative examples of baud rate settings
(f_{CANMOD} = 8 MHz) (2/2)

Set baud rate value (unit: kbps)	Division ratio of CnBRP register	CnBRP register set value	Valid bit rate setting (unit: kbps)					CnBTR register setting value		Sampling point (unit: %)
			Length of DBT	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
100	8	00000111	10	1	3	3	3	0101	010	70.0
100	8	00000111	10	1	5	2	2	0110	001	80.0
100	10	00001001	8	1	3	2	2	0100	001	75.0
100	10	00001001	8	1	5	1	1	0101	000	87.5
83.3	4	00000011	24	1	7	8	8	1110	111	66.7
83.3	4	00000011	24	1	9	7	7	1111	110	70.8
83.3	6	00000101	16	1	5	5	5	1001	100	68.8
83.3	6	00000101	16	1	7	4	4	1010	011	75.0
83.3	6	00000101	16	1	9	3	3	1011	010	81.3
83.3	6	00000101	16	1	11	2	2	1100	001	87.5
83.3	8	00000111	12	1	5	3	3	0111	010	75.0
83.3	8	00000111	12	1	7	2	2	1000	001	83.3
83.3	12	00001011	8	1	3	2	2	0100	001	75.0
83.3	12	00001011	8	1	5	1	1	0101	000	87.5
33.3	10	00001001	24	1	7	8	8	1110	111	66.7
33.3	10	00001001	24	1	9	7	7	1111	110	70.8
33.3	12	00001011	20	1	7	6	6	1100	101	70.0
33.3	12	00001011	20	1	9	5	5	1101	100	75.0
33.3	15	00001110	16	1	7	4	4	1010	011	75.0
33.3	15	00001110	16	1	9	3	3	1011	010	81.3
33.3	16	00001111	15	1	6	4	4	1001	011	73.3
33.3	16	00001111	15	1	8	3	3	1010	010	80.0
33.3	20	00010011	12	1	5	3	3	0111	010	75.0
33.3	20	00010011	12	1	7	2	2	1000	001	83.3
33.3	24	00010111	10	1	3	3	3	0101	010	70.0
33.3	24	00010111	10	1	5	2	2	0110	001	80.0
33.3	30	00011101	8	1	3	2	2	0100	001	75.0
33.3	30	00011101	8	1	5	1	1	0101	000	87.5

Caution The values in *Table 18-28* do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

Table 18-29 Representative examples of baud rate settings
($f_{\text{CANMOD}} = 16 \text{ MHz}$) (1/2)

Set baud rate value (unit: kbps)	Division ratio of CnBRP register	CnBRP register set value	Valid bit rate setting (unit: kbps)					CnBTR register setting value		Sampling point (unit: %)
			Length of DBT	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
1000	1	00000000	16	1	1	7	7	0111	110	56.3
1000	1	00000000	16	1	3	6	6	1000	101	62.5
1000	1	00000000	16	1	5	5	5	1001	100	68.8
1000	1	00000000	16	1	7	4	4	1010	011	75.0
1000	1	00000000	16	1	9	3	3	1011	010	81.3
1000	1	00000000	16	1	11	2	2	1100	001	87.5
1000	1	00000000	16	1	13	1	1	1101	000	93.8
1000	2	00000001	8	1	3	2	2	0100	001	75.0
1000	2	00000001	8	1	5	1	1	0101	000	87.5
500	2	00000001	16	1	1	7	7	0111	110	56.3
500	2	00000001	16	1	3	6	6	1000	101	62.5
500	2	00000001	16	1	5	5	5	1001	100	68.8
500	2	00000001	16	1	7	4	4	1010	011	75.0
500	2	00000001	16	1	9	3	3	1011	010	81.3
500	2	00000001	16	1	11	2	2	1100	001	87.5
500	2	00000001	16	1	13	1	1	1101	000	93.8
500	4	00000011	8	1	3	2	2	0100	001	75.0
500	4	00000011	8	1	5	1	1	0101	000	87.5
250	4	00000011	16	1	3	6	6	1000	101	62.5
250	4	00000011	16	1	5	5	5	1001	100	68.8
250	4	00000011	16	1	7	4	4	1010	011	75.0
250	4	00000011	16	1	9	3	3	1011	010	81.3
250	4	00000011	16	1	11	2	2	1100	001	87.5
250	8	00000111	8	1	3	2	2	0100	001	75.0
250	8	00000111	8	1	5	1	1	0101	000	87.5
125	8	00000111	16	1	3	6	6	1000	101	62.5
125	8	00000111	16	1	7	4	4	1010	011	75.0
125	8	00000111	16	1	9	3	3	1011	010	81.3
125	8	00000111	16	1	11	2	2	1100	001	87.5
125	16	00001111	8	1	3	2	2	0100	001	75.0
125	16	00001111	8	1	5	1	1	0101	000	87.5
100	8	00000111	20	1	9	5	5	1101	100	75.0
100	8	00000111	20	1	11	4	4	1110	011	80.0
100	10	00001001	16	1	7	4	4	1010	011	75.0
100	10	00001001	16	1	9	3	3	1011	010	81.3
100	16	00001111	10	1	3	3	3	0101	010	70.0
100	16	00001111	10	1	5	2	2	0110	001	80.0
100	20	00010011	8	1	3	2	2	0100	001	75.0

Table 18-29 Representative examples of baud rate settings
($f_{CANMOD} = 16 \text{ MHz}$) (2/2)

Set baud rate value (unit: kbps)	Division ratio of CnBRP register	CnBRP register set value	Valid bit rate setting (unit: kbps)					CnBTR register setting value		Sampling point (unit: %)
			Length of DBT	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	TSEG1 [3:0]	TSEG2 [2:0]	
83.3	8	00000111	24	1	7	8	8	1110	111	66.7
83.3	8	00000111	24	1	9	7	7	1111	110	70.8
83.3	12	00001011	16	1	7	4	4	1010	011	75.0
83.3	12	00001011	16	1	9	3	3	1011	010	81.3
83.3	12	00001011	16	1	11	2	2	1100	001	87.5
83.3	16	00001111	12	1	5	3	3	0111	010	75.0
83.3	16	00001111	12	1	7	2	2	1000	001	83.3
83.3	24	00010111	8	1	3	2	2	0100	001	75.0
83.3	24	00010111	8	1	5	1	1	0101	000	87.5
33.3	30	00011101	24	1	7	8	8	1110	111	66.7
33.3	30	00011101	24	1	9	7	7	1111	110	70.8
33.3	24	00010111	20	1	9	5	5	1101	100	75.0
33.3	24	00010111	20	1	11	4	4	1110	011	80.0
33.3	30	00011101	16	1	7	4	4	1010	011	75.0
33.3	30	00011101	16	1	9	3	3	1011	010	81.3
33.3	32	00011111	15	1	8	3	3	1010	010	80.0
33.3	32	00011111	15	1	10	2	2	1011	001	86.7
33.3	37	00100100	13	1	6	3	3	1000	010	76.9
33.3	37	00100100	13	1	8	2	2	1001	001	84.6
33.3	40	00100111	12	1	5	3	3	0111	010	75.0
33.3	40	00100111	12	1	7	2	2	1000	001	83.3
33.3	48	00101111	10	1	3	3	3	0101	010	70.0
33.3	48	00101111	10	1	5	2	2	0110	001	80.0
33.3	60	00111011	8	1	3	2	2	0100	001	75.0
33.3	60	00111011	8	1	5	1	1	0101	000	87.5

Caution The values in *Table 18-29* do not guarantee the operation of the network system. Thoroughly check the effect on the network system, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

18.16 Operation of CAN Controller

The processing procedure for showing in this chapter is recommended processing procedure to operate CAN controller.

Develop the program referring to recommended processing procedure in this chapter.




Figure 18-35 Initialization




Figure 18-36 Re-initialization

Caution After setting the CAN module to the initialization mode, avoid setting the module to another operation mode immediately after. If it is necessary to immediately set the module to another operation mode, be sure to access registers other than the CnCTRL and CnGMCTRL registers (e.g., set a message buffer).




Figure 18-37 Message buffer initialization

- Caution**
1. Before a message buffer is initialized, the RDY bit must be cleared.
 2. Make the following settings for message buffers not used by the application.
 - Clear the RDY, TRQ, and DN bits of the CnMCTRLm register to 0.
 - Clear the MA0 bit of the CnMCONFm register to 0.

Figure 18-38 shows the processing for a receive message buffer (MT[2:0] bits of CnMCONFm register = 001_B to 101_B).




Figure 18-38 Message buffer redefinition

Figure 18-39 shows the processing for a transmit message buffer during transmission (MT[2:0] bits of CnMCONFm register = 000_B).




Figure 18-39 Message buffer redefinition during transmission

Figure 18-40 shows the processing for a transmit message buffer (MT[2:0] bits of CnMCONFm register = 000_B).




Figure 18-40 Message transmit processing

- Caution**
1. The TRQ bit should be set after the RDY bit is set.
 2. The RDY bit and TRQ bit should not be set at the same time.

Figure 18-41 shows the processing for a transmit message buffer (MT[2:0] bits of CnMCONFm register = 000_B)




Figure 18-41 ABT message transmit processing

Note This processing (normal operation mode with ABT) can only be applied to message buffers 0 to 7. For message buffers other than the ABT message buffers, see *Figure 18-40* on page 642.

Caution The ABTTRG bit should be set to 1 after the TSTAT bit is cleared to 0. Checking the TSTAT bit and setting the ABTTRG bit to 1 must be processed consecutively.




Figure 18-42 Transmission via interrupt (using CnLOPT register)

- Caution**
1. The TRQ bit should be set after the RDY bit is set.
 2. The RDY bit and TRQ bit should not be set at the same time.

Note Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
It is recommended to cancel any sleep mode requests, before processing TX interrupts.




Figure 18-43 Transmission via interrupt (using CnTGPT register)

- Caution**
1. The TRQ bit should be set after the RDY bit is set.
 2. The RDY bit and TRQ bit should not be set at the same time.

- Note**
1. Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of

the processing have to be discarded and processed again, after MBON is set again.

It is recommended to cancel any sleep mode requests, before processing TX interrupts.

2. If TOVF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.




Figure 18-44 Transmission via software polling

- Caution**
1. The TRQ bit should be set after the RDY bit is set.
 2. The RDY bit and TRQ bit should not be set at the same time.

- Note**
1. Also check the MBON flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
 2. If TOVF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.




Figure 18-45 Transmission abort processing (except normal operation mode with ABT)

Note There is a possibility of starting the transmission without being aborted even if TRQ bit is cleared, because the transmission request to protocol layer might already been accepted between 11 bits, total of interframe space (3 bits) and suspend transmission (8 bits).

- Caution**
1. Clear the TRQ bit for aborting transmission request, not the RDY bit.
 2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
 3. The TSTAT bit can be periodically checked by a user application or can be checked after the transmit completion interrupt.
 4. Do not execute any new transmission request including in the other message buffers while transmission abort processing is in progress.




Figure 18-46 Transmission abort processing except for ABT transmission (normal operation mode with ABT)

- Caution**
1. Clear the TRQ bit for aborting transmission request, not the RDY bit.
 2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
 3. The TSTAT bit can be periodically checked by a user application or can be checked after the transmit completion interrupt.
 4. Do not execute any new transmission request including in the other message buffers while transmission abort processing is in progress.

Figure 18-47 shows the processing to skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.




Figure 18-47 Transmission abort processing (normal operation mode with ABT)

- Caution**
1. Do not set any transmission requests while ABT transmission abort processing is in progress.
 2. Make a CAN sleep mode/CAN stop mode transition request after the ABTTRG bit is cleared (after ABT mode is aborted) following the procedure shown in *Figure 18-47* or *Figure 18-48*. When clearing a transmission request in an area other than the ABT area, follow the procedure shown in *Figure 18-45* on page 647.

Figure 18-48 shows the processing to not skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.




Figure 18-48 ABT transmission request abort processing (normal operation mode with ABT)

- Caution**
1. Do not set any transmission requests while ABT transmission abort processing is in progress.
 2. Make a CAN sleep mode/CAN stop mode request after the ABTTRG bit is cleared (after ABT mode is stopped) following the procedure shown in *Figure 18-47* or *Figure 18-48*. When clearing a transmission request in an area other than the ABT area, follow the procedure shown in *Figure 18-45* on page 647.




Figure 18-49 Reception via interrupt (using CnLIPT register)

Note Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again. It is recommended to cancel any sleep mode requests, before processing RX interrupts.




Figure 18-50 Reception via interrupt (using CnRGPT register)

- Note**
1. Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
It is recommended to cancel any sleep mode requests, before processing RX interrupts.
 2. If ROVF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.




Figure 18-51 Reception via software polling

- Note**
1. Also check the MBON flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If MBON is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after MBON is set again.
 2. If ROVF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.




Figure 18-52 Setting CAN sleep mode/stop mode

Caution To abort transmission before making a request for the CAN sleep mode, perform processing according to *Figure 18-45 on page 647* and *Figure 18-47 on page 649*.




Figure 18-53 Clear CAN sleep/stop mode




Figure 18-54 Bus-off recovery (except normal operation mode with ABT)

Caution When the transmission from the initialization mode to any operation modes is requested to execute bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared. Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.




Figure 18-55 Bus-off recovery (Normal Operation Mode with ABT)

Caution When the transmission from the initialization mode to any operation modes is requested to execute bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared. Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.




Figure 18-56 Normal shutdown process




Figure 18-57 Forced shutdown process

Caution Do not read- or write-access any registers by software between setting the EFSD bit and clearing the GOM bit.




Figure 18-58 Error handling




Figure 18-59 Setting CPU stand-by (from CAN sleep mode)

Caution Before the CPU is set in the CPU standby mode, please check if the CAN sleep mode has been reached. However, after check of the CAN sleep mode, until the CPU is set in the CPU standby mode, the CAN sleep mode may be cancelled by wakeup from CAN bus.




Figure 18-60 Setting CPU stand-by (from CAN stop mode)

Caution The CAN stop mode can only be released by writing 01_B to the PSMODE[1:0] bit of the CnCTRL register and not by a change in the CAN bus state.

Chapter 19 A/D Converter (ADC)

The V850ES/Fx3-L microcontrollers have following instances of the A/D Converter ADC:

ADC	V850ES/FE3-L	V850ES/FF3-L	V850ES/FG3-L
Instances	1	1	1
Names	ADA0	ADA0	ADA0
Channels	10	12	16

Throughout this chapter, the individual instances of ADC are identified by “n”, for example, ADAnM0 for the ADAn mode register 0.

Throughout this chapter, the individual channels of each ADC instance are identified by “m”, for example, ADAnCRm for the conversion result register m of ADAn.

19.1 Functions

The A/D Converter converts analog input signals into digital values.

The A/D Converter has the following features.

- 10-bit resolution
- Successive approximation method
- The following functions are provided as operation modes.
 - Continuous select mode
 - Continuous scan mode
 - One-shot select mode
 - One-shot scan mode
- The following functions are provided as trigger modes.
 - Software trigger mode
 - Timer trigger mode
 - Hardware trigger mode
 - External trigger mode
- Power-fail monitor function (conversion result compare function)
- Self diagnostic function
- Discharge function

The block diagram of the A/D Converter is shown below.




Figure 19-1 Block diagram of A/D Converter

19.2 Configuration

The A/D Converter includes the following hardware.

Table 19-1 Configuration of A/D Converter

Item	Configuration
Analog inputs	AN10 to AN1m
Registers	Successive approximation register (SAR) A/D conversion result registers ADAnCRm, ADAnCRmH AVREF A/D conversion diagnostic registers ADAnCRDD, ADAnCRDDH AVSS A/D conversion diagnostic registers ADAnCRSS, ADAnCRSSH ADC power-fail compare mode register ADAnPFM ADC power-fail compare threshold value register ADAnPFT
Control registers	A/D Converter mode registers 0 to 2 (ADAnM0 to ADAnM2) A/D Converter channel specification register 0 (ADAnS)

(1) SAR - Successive approximation register

The SAR register compares the voltage value of the analog input signal with the voltage tap (compare voltage) value from the series resistor string, and holds the comparison result starting from the most significant bit (MSB).

When the comparison result has been held down to the least significant bit (LSB) (i.e., when A/D conversion is complete), the contents of the SAR register are transferred to the ADAnCRm register.

(2) A/D conversion result register n (ADAnCRm), A/D conversion result register nH (ADAnCRmH)

The ADAnCRm register is a 16-bit register that stores the A/D conversion result. ADAnCRm consist of m registers and the A/D conversion result is stored in the 10 higher bits of the ADAnCRm register corresponding to analog input. (The lower 6 bits are fixed to 0.)

The ADAnCRm register is read-only, in 16-bit units.

When using only the higher 8 bits of the A/D conversion result, the ADAnCRmH register is read-only, in 8-bit units.

Caution A write operation to the ADAnM0 and ADAnS registers may cause the contents of the ADAnCRm register to become undefined. After the conversion, read the conversion result before writing to the ADAnM0 and ADAnS registers. Correct conversion results may not be read if a sequence other than the above is used.

(3) Power-fail compare threshold value register (ADAnPFT)

The ADAnPFT register sets a threshold value that is compared with the value of A/D conversion result register nH (ADAnCRmH). The 8-bit data set to the ADAnPFT register is compared with the higher 8 bits of the A/D conversion result register (ADAnCRmH).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

(4) Sample & hold circuit

The sample & hold circuit samples each of the analog input signals selected by the input circuit and sends the sampled data to the Voltage Comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

(5) Voltage comparator

The Voltage comparator compares a voltage value that has been sampled and held with the voltage value of the series resistor string.

(6) Series resistor string

This series resistor string is connected between AV_{REF} and AV_{SS} and generates a voltage for comparison with the analog input signal.

(7) ANInm pins

These are analog input pins for the m A/D Converter channels and are used to input analog signals to be converted into digital signals. Pins other than the one selected as the analog input by the ADAnS register can be used as input port pins.

-
- Caution**
1. Make sure that the voltages input to the ANInm pins do not exceed the rated values. In particular if a voltage of AV_{REF} or higher is input to a channel, the conversion value of that channel becomes undefined, and the conversion values of the other channels may also be affected.
 2. The analog input pins ANInm function also as input port pins. If any of ANInmm is selected and A/D converted, do not execute an input instruction to this ports during conversion. If executed, the conversion resolution may be degraded.
-

(8) AV_{REF} pin

This is the pin used to input the reference voltage of the A/D Converter. AV_{REF} also delivers the A/D Converter's analog supply voltage AV_{DD} . AV_{REF} has to be connected to V_{DD} even if the A/D Converter is not used.

The signals input to the ANInmm pins are converted to digital signals based on the voltage applied between the AV_{REF} and AV_{SS} pins.

(9) AV_{SS} pin

This is the ground pin of the A/D Converter. Always make the potential at this pin the same as that at the V_{SS} pin even when the A/D Converter is not used.

19.3 ADC Registers

The A/D Converter is controlled by the following registers:

- A/D Converter mode registers 0, 1, 2 (ADAnM0, ADAnM1, ADAnM2)
- A/D Converter channel specification register 0 (ADAnS)
- Power-fail compare mode register (ADAnPFM)

The following registers are also used:

- A/D conversion result register n (ADAnCRm)
- A/D conversion result register nH (ADAnCRmH)
- Power-fail compare threshold value register (ADAnPFT)

(1) ADAnM0 - ADC mode register 0

The ADAnM0 register is an 8-bit register that specifies the operation mode and controls conversion operations.

This register can be read or written in 8-bit or 1-bit units. However, bit 0 is read-only.

Reset input clears this register to 00H.

After reset: 00H

R/W

Address: ADA0M0 FFFF200H

	7	6	5	4	3	2	1	0
ADAnM0	ADAnCE	ADAnPS	ADAnMD1	ADAnMD0	ADAnETS1	ADAnETS0	ADAnTMD	ADAnEF

ADAnCE	A/D conversion control
0	Stops conversion
1	Starts conversion

ADAnPS	A/D conversion control
0	A/D power OFF
1	A/D power ON
Note: The A/D Converter needs a stabilization time after A/D power on. Only if the specified stabilization time after ADAnPS = 1 (power on) is taken, the first conversion result is valid.	

ADAnMD1	ADAnMD0	Specification of A/D conversion operation mode
0	0	Continuous select mode
0	1	Continuous scan mode
1	0	One-shot select mode
1	1	One-shot scan mode

ADAnETS1	ADAnETS0	Specification of external trigger (ADTRG pin) input valid edge
0	0	No edge detection
0	1	Falling edge detection
1	0	Rising edge detection
1	1	Detection of both rising and falling edges

ADAnTMD	Trigger mode specification
0	Software trigger mode
1	External trigger mode/ timer trigger mode

ADAnEF	A/D Converter status display
0	A/D conversion stopped
1	A/D conversion in progress

-
- Caution**
1. Writing to ADAnEF is ignored.
 2. When not using the A/D Converter, stop the operation by setting the ADAnPS bit to 0 to reduce the current consumption.
 3. During A/D conversion (ADAnCE bit = 1), the ADAnFR3 to ADAnFR0 bits of the ADAnM1 register cannot be changed.
 4. Access to the ADAnM0 register during sub-clock operation and when the main clock is stopped is prohibited.
-

(2) ADAnM1 - ADC mode register 1

The ADAnM1 register is an 8-bit register that controls the conversion time specification.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this bit to 00H.

After reset: 00H

R/W

Address: ADA0M1 FFFF201H

	7	6	5	4	3	2	1	0
ADAnM1	0	0	0	0	ADAnFR3	ADAnFR2	ADAnFR1	ADAnFR0

- Caution**
1. Be sure to clear bits 4-7 to 0.
 2. Changing the ADAnFR3 to ADAnFR0 bits of the ADAnM1 register during conversion (ADAnCE0 bit = 1) is prohibited.

For A/D conversion time settings, see *Table 19-2*.

Table 19-2 Conversion, sampling, discharge time settings

ADAnFR3-0				A/D conversion time	ADAnDISC=1 (Discharge function)	A/D sampling time
3	2	1	0			
0	0	0	0	32/f _{XP1}	4/f _{XP1}	17/f _{XP1}
0	0	0	1	64/f _{XP1}	8/f _{XP1}	34/f _{XP1}
0	0	1	0	96/f _{XP1}	12/f _{XP1}	51/f _{XP1}
0	0	1	1	128/f _{XP1}	16/f _{XP1}	68/f _{XP1}
0	1	0	0	160/f _{XP1}	20/f _{XP1}	85/f _{XP1}
0	1	0	1	192/f _{XP1}	24/f _{XP1}	102/f _{XP1}
0	1	1	0	224/f _{XP1}	28/f _{XP1}	119/f _{XP1}
0	1	1	1	256/f _{XP1}	32/f _{XP1}	136/f _{XP1}
1	0	0	0	288/f _{XP1}	36/f _{XP1}	153/f _{XP1}
1	0	0	1	320/f _{XP1}	40/f _{XP1}	170/f _{XP1}
1	0	1	0	prohibited	prohibited	prohibited
1	0	1	1	prohibited	prohibited	prohibited
1	1	0	0	prohibited	prohibited	prohibited
1	1	0	1	prohibited	prohibited	prohibited
1	1	1	0	prohibited	prohibited	prohibited
1	1	1	1	prohibited	prohibited	prohibited

Table 19-3 Conversion time settings (1/2)

ADAnFR3-0				A/D conversion time	f _{XP1} = 20 MHz	f _{XP1} = 16 MHz	f _{XP1} = 10 MHz	f _{XP1} = 4 MHz
3	2	1	0					
0	0	0	0	32/f _{XP1}	prohibited	prohibited	3.20 μs	8.00 μs

Table 19-3 Conversion time settings (2/2)

0	0	0	1	$64/f_{XP1}$	3.20 μ s	4.00 μ s	6.40 μ s	16.00 μ s
0	0	1	0	$96/f_{XP1}$	4.80 μ s	6.00 μ s	9.60 μ s	prohibited
0	0	1	1	$128/f_{XP1}$	6.40 μ s	8.00 μ s	12.80 μ s	prohibited
0	1	0	0	$160/f_{XP1}$	8.00 μ s	10.00 μ s	16.00 μ s	prohibited
0	1	0	1	$192/f_{XP1}$	9.60 μ s	12.00 μ s	prohibited	prohibited
0	1	1	0	$224/f_{XP1}$	11.20 μ s	14.00 μ s	prohibited	prohibited
0	1	1	1	$256/f_{XP1}$	12.80 μ s	16.00 μ s	prohibited	prohibited
1	0	0	0	$288/f_{XP1}$	14.40 μ s	prohibited	prohibited	prohibited
1	0	0	1	$320/f_{XP1}$	16.00 μ s	prohibited	prohibited	prohibited
1	0	1	0	$352/f_{XP1}$	prohibited	prohibited	prohibited	prohibited
1	0	1	1	$384/f_{XP1}$	prohibited	prohibited	prohibited	prohibited
1	1	0	0	$416/f_{XP1}$	prohibited	prohibited	prohibited	prohibited
1	1	0	1	$448/f_{XP1}$	prohibited	prohibited	prohibited	prohibited
1	1	1	0	$480/f_{XP1}$	prohibited	prohibited	prohibited	prohibited
1	1	1	1	$512/f_{XP1}$	prohibited	prohibited	prohibited	prohibited

(3) ADAnM2 - ADC mode register 2

The ADAnM2 register specifies the hardware trigger mode.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H

R/W

Address: AD0M2 FFFFF203H

	7	6	5	4	3	2	1	0
ADAnM2	0	0	ADAnDIAG	ADAnDISC	0	0	ADAnTMD1	ADAnTMD0

ADAnDIAG	Diagnostic function enable
0	Diagnostic function disabled
1	Diagnostic function enabled

ADAnDISC	Discharge function enable
0	Discharge function disabled
1	Discharge function enabled

Note In the discharge function the AVREFM (ASS) voltage is sampled during 4 clocks (f_{XP1}) after finishing A/D conversion. Therefore, additional 2 clocks must be added to the A/D conversion time.

ADAnTMD1	ADAnTMD0	Specification of trigger mode
0	0	ADTRG external trigger mode
0	1	INTTAA2CC0 timer trigger mode 0
1	0	INTTAA2CC1 timer trigger mode 1
1	1	prohibited

Caution Be sure to clear bits 7, 6, 3, and 2 to 0.

(4) ADAnS - ADC channel specification register

The ADAnS register specifies the pin that inputs the analog voltage to be converted into a digital signal.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H

R/W

Address: ADA0S FFFF202H

	7	6	5	4	3	2	1	0
ADAnS	0	0	0	ADAnS4	ADAnS3	ADAnS2	ADAnS1	ADAnS0

ADAnS[4:0]					Analog input to convert					
					ADAnDIAG = 0 (without diagnostic function)		ADAnDIAG = 1 (with diagnostic function)			
4	3	2	1	0	Select mode	Scan mode	Select mode	Scan mode		
0	0	0	0	0	ANI0 ANI100	ANI0 ANI100	AVREF	ANI0 ANI100	- AVREF	- AVSS
0	0	0	0	1	ANI1 ANI101	ANI0, ANI1 ANI100, ANI101	AVSS	ANI0, ANI1 ANI100, ANI101	- AVREF	- AVSS
0	0	0	1	0	ANI2 ANI102	ANI0 to ANI2 ANI100, ANI102	prohibited	ANI0 to ANI2 ANI100, ANI102	- AVREF	- AVSS
0	0	0	1	1	ANI3 ANI103	ANI0 to ANI3 ANI100, ANI103	prohibited	ANI0 to ANI3 ANI100, ANI103	- AVREF	- AVSS
0	0	1	0	0	ANI4 ANI104	ANI0 to ANI4 ANI100, ANI104	prohibited	ANI0 to ANI4 ANI100, ANI104	- AVREF	- AVSS
0	0	1	0	1	ANI5 ANI105	ANI0 to ANI5 ANI100, ANI105	prohibited	ANI0 to ANI5 ANI100, ANI105	- AVREF	- AVSS
0	0	1	1	0	ANI6 ANI106	ANI0 to ANI6 ANI100, ANI106	prohibited	ANI0 to ANI6 ANI100, ANI106	- AVREF	- AVSS
0	0	1	1	1	ANI7 ANI107	ANI0 to ANI7 ANI100, ANI107	prohibited	ANI0 to ANI7 ANI100, ANI107	- AVREF	- AVSS
0	1	0	0	0	ANI8 ANI108	ANI0 to ANI8 ANI100, ANI108	prohibited	ANI0 to ANI8 ANI100, ANI108	- AVREF	- AVSS
0	1	0	0	1	ANI9 ANI109	ANI0 to ANI9 ANI100, ANI109	prohibited	ANI0 to ANI9 ANI100, ANI109	- AVREF	- AVSS
0	1	0	1	0	ANI10 ANI110	ANI0 to ANI10 ANI100, ANI110	prohibited	ANI0 to ANI10 ANI100, ANI110	- AVREF	- AVSS
0	1	0	1	1	ANI11 ANI111	ANI0 to ANI11 ANI100, ANI111	prohibited	ANI0 to ANI11 ANI100, ANI111	- AVREF	- AVSS
0	1	1	0	0	ANI12 ANI112	ANI0 to ANI12 ANI100, ANI112	prohibited	ANI0 to ANI12 ANI100, ANI112	- AVREF	- AVSS
0	1	1	0	1	ANI13 ANI113	ANI0 to ANI13 ANI100, ANI113	prohibited	ANI0 to ANI13 ANI100, ANI113	- AVREF	- AVSS
0	1	1	1	0	ANI14 ANI114	ANI0 to ANI14 ANI100, ANI114	prohibited	ANI0 to ANI14 ANI100, ANI114	- AVREF	- AVSS
0	1	1	1	1	ANI15 ANI115	ANI0 to ANI15 ANI100, ANI115	prohibited	ANI0 to ANI15 ANI100, ANI115	- AVREF	- AVSS

ADAnS[4:0]					Analog input to convert			
					ADAnDIAG = 0 (without diagnostic function)		ADAnDIAG = 1 (with diagnostic function)	
4	3	2	1	0	Select mode	Scan mode	Select mode	Scan mode
1	0	0	0	0	ANI16	ANI0 to ANI16	prohibited	ANI0 to ANI16 - AVREF - AVSS
1	0	0	0	1	ANI17	ANI0 to ANI17	prohibited	ANI0 to ANI17 - AVREF - AVSS
1	0	0	1	0	ANI18	ANI0 to ANI18	prohibited	ANI0 to ANI18 - AVREF - AVSS
1	0	0	1	1	ANI19	ANI0 to ANI19	prohibited	ANI0 to ANI19 - AVREF - AVSS
1	0	1	0	0	ANI20	ANI0 to ANI20	prohibited	ANI0 to ANI20 - AVREF - AVSS
1	0	1	0	1	ANI21	ANI0 to ANI21	prohibited	ANI0 to ANI21 - AVREF - AVSS
1	0	1	1	0	ANI22	ANI0 to ANI22	prohibited	ANI0 to ANI22 - AVREF - AVSS
1	0	1	1	1	ANI23	ANI0 to ANI23	prohibited	ANI0 to ANI23 - AVREF - AVSS
Other than above					Setting prohibited ^a			

^{a)} When the channel in which an analog input does not exist is set, a conversion result becomes undefined.

(5) ADAnCRm, ADAnCRmH - ADC conversion result registers

The ADAnCRm and ADAnCRmH registers store the A/D conversion results.

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADAnCRm register for 16-bit access and the ADAnCRmH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10 bits of the ADAnCRm register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are read from the ADAnCRmH register.

After reset: undefined	R	Address:	ADA0CR0	FFFFF210H,	ADA0CR1	FFFFF212H,
			ADA0CR2	FFFFF214H,	ADA0CR3	FFFFF216H,
			ADA0CR4	FFFFF218H,	ADA0CR5	FFFFF21AH,
			ADA0CR6	FFFFF21CH,	ADA0CR7	FFFFF21EH,
			ADA0CR8	FFFFF220H,	ADA0CR9	FFFFF222H,
			ADA0CR10	FFFFF224H,	ADA0CR11	FFFFF226H,
			ADA0CR12	FFFFF228H,	ADA0CR13	FFFFF22AH,
			ADA0CR14	FFFFF22CH,	ADA0CR15	FFFFF22EH,
			ADA0CR16	FFFFF230H,	ADA0CR17	FFFFF232H,
			ADA0CR18	FFFFF234H,	ADA0CR19	FFFFF236H,
			ADA0CR20	FFFFF238H,	ADA0CR21	FFFFF23AH,
			ADA0CR22	FFFFF23CH,	ADA0CR23	FFFFF23EH

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADAnCRm	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	0	0	0	0	0

After reset: undefined	R	Address:	ADA0CR0H	FFFFF211H,	ADA0CR1H	FFFFF213H,
			ADA0CR2H	FFFFF215H,	ADA0CR3H	FFFFF217H,
			ADA0CR4H	FFFFF219H,	ADA0CR5H	FFFFF21BH,
			ADA0CR6H	FFFFF21DH,	ADA0CR7H	FFFFF21FH,
			ADA0CR8H	FFFFF221H,	ADA0CR9H	FFFFF223H,
			ADA0CR10H	FFFFF225H,	ADA0CR11H	FFFFF227H,
			ADA0CR12H	FFFFF229H,	ADA0CR13H	FFFFF22BH,
			ADA0CR14H	FFFFF22DH,	ADA0CR15H	FFFFF22FH,
			ADA0CR16H	FFFFF231H,	ADA0CR17H	FFFFF233H,
			ADA0CR18H	FFFFF235H,	ADA0CR19H	FFFFF237H,
			ADA0CR20H	FFFFF239H,	ADA0CR21H	FFFFF23BH,
			ADA0CR22H	FFFFF23DH,	ADA0CR23H	FFFFF23FH

	7	6	5	4	3	2	1	0
ADAnCRmH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2

Caution When writing to the ADAnM0-ADAnM2, ADAnS, ADAnPFM and the ADAnPFT register the contents of the ADAnCRm registers might become undefined. Therefore, after the conversion operation ends read the conversion result before writing to any of the above registers. Moreover, when external/timer trigger is used, the content of the ADAnCRm register must be read before the following external/timer trigger is accepted.

The relationship between the analog voltage input to the analog input pins ANInmm and the A/D conversion result (of A/D conversion result register n ADAnCRm is as follows:

$$ADnCRm = \text{INT}\left(\frac{V_{IN}}{AV_{REF}} \cdot 1024 + 0,5\right)$$

or

$$(ADnCRm - 0,5) \cdot \frac{AV_{REF}}{1024} \leq V_{IN} < (ADnCRm + 0,5) \cdot \frac{AV_{REF}}{1024}$$

INT(): Function that returns the integer of the value in ()

V_{IN} : Analog input voltage at AINn pin

AV_{REF} : AV_{REF0} pin voltage

ADAnCRm: Value of A/D conversion result register n (ADAnCRm)

Figure 19-2 shows the relationship between the analog input voltage and the A/D conversion results.




Figure 19-2 Relationship between analog input voltage and A/D conversion results

(6) ADAnCRDD, ADAnCRDDH - AVREF A/D conversion diagnostic registers

The ADAnCRDD and ADAnCRDDH registers store the result of the AVREF conversion if the ADC diagnostic function is enabled (ADAnM2.ADAnDIAG = 1).

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADAnCRDD register for 16-bit access and the ADAnCRDDH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10 bits of the ADAnCRDD register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are read from the ADAnCRDDH register.

After reset: 00H				R	Address:		ADA0CRDD FFFF20CH									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADAnCRDD	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	0	0	0	0	0

After reset: 00H	R	Address:	ADA0CRDDH	FFFFF20CH						
			ADA1CRDDH	FFFFF24DH						
			7	6	5	4	3	2	1	0
ADAnCRDDH			AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2

Caution Since A/D conversion accuracy is influenced of use conditions, the result does not necessarily become all 1 (ADAnCRDD = FFC0H) when converting AVREF.

(7) ADAnCRSS, ADAnCRSSH - AVSS A/D conversion diagnostic registers

The ADAnCRSS and ADAnCRSSH registers store the result of the AVSS conversion if the ADC diagnostic function is enabled (ADAnM2.ADAnDIAG = 1).

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADAnCRSS register for 16-bit access and the ADAnCRSSH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10 bits of the ADAnCRSS register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are read from the ADAnCRSSH register.

After reset: FFFFH	R				Address:		ADA0CRSS		FFFFF20EH							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADAnCRSS	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	1	1	1	1	1	1

After reset: FFH	R		Address:		ADA0CRSSH		FFFFF20FH	
	7	6	5	4	3	2	1	0
ADAnCRSSH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2

Caution Since A/D conversion accuracy is influenced of use conditions, the result does not necessarily become all 0 (ADAnCRSS = 003FH) when converting AVSS.

(8) ADAnPFM - ADC power-fail compare mode register

The ADAnPFM register is an 8-bit register that sets the power-fail compare mode.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H

R/W

Address: ADA0PFM FFFFF204H

	7	6	5	4	3	2	1	0
ADAnPFM	ADAnPFE	ADAnPFC0	0	0	0	0	0	0

ADAnPFE	Power-fail compare enable/disable
0	Power-fail compare disabled
1	Power-fail compare enabled

ADAnPFC	Power-fail compare mode
0	Generates interrupt request INTAD if ADAnCRmH \geq ADAnPFT
1	Generates interrupt request INTAD if ADAnCRmH $<$ ADAnPFT

Caution

1. In the select mode, the 8-bit data set to the ADAnPFT register is compared with the value of the ADAnCRmH register specified by the ADAnS register. If the result matches the condition specified by the ADAnPFC bit, the conversion result is stored in the ADAnCRm register and the INTAD signal is generated. If it does not match, however, the interrupt signal is not generated.
2. In the scan mode, the 8-bit data set to the ADAnPFT register is compared with the contents of the ADAnCR0H register. If the result matches the condition specified by the ADAnPFC bit, the conversion result is stored in the ADAnCR0 register and the INTAD signal is generated. If it does not match, however, the INTAD signal is not generated. Regardless of the comparison result, the scan operation is continued and the conversion result is stored in the ADAnCRm register until the scan operation is completed. However, the INTAD signal is not generated after the scan operation has been completed.

(9) ADAnPFT - ADC power-fail compare threshold value register

The ADAnPFT register sets the compare value in the power-fail compare mode.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H

R/W

Address: ADA0PFT FFFFF205H

	7	6	5	4	3	2	1	0
ADAnPFT	ADAnPFT7	ADAnPFT6	ADAnPFT5	ADAnPFT4	ADAnPFT3	ADAnPFT2	ADAnPFT1	ADAnPFT0

19.4 Operation

19.4.1 Basic operation

1. Set the operation mode, trigger mode, and conversion time for executing A/D conversion by using the ADAnM0, ADAnM1, ADAnM2, and ADAnS registers.
Set the ADAnPS bit of the ADAnM0 register to supply power to the analog circuitry of the ADC. Do not enable AD conversion before the ADC stabilization time is elapsed. For the stabilization time refer to the Electrical Target Specification.
When the ADAnCE bit of the ADAnM0 register is set, conversion is started in the software trigger mode and the A/D Converter waits for a trigger in the external or timer trigger mode.
2. When A/D conversion is started, the voltage input to the selected analog input channel is sampled by the sample & hold circuit.
3. When the sample & hold circuit samples the input channel for a specific time, it enters the hold status, and holds the input analog voltage until A/D conversion is complete.
4. Set bit 9 of the successive approximation register (SAR). The tap selector selects $(1/2) AV_{REF}$ as the voltage tap of the series resistor string.
5. The voltage difference between the voltage of the series resistor string and the analog input voltage is compared by the Voltage Comparator. If the analog input voltage is higher than $(1/2) AV_{REF}$, the MSB of the SAR register remains set. If it is lower than $(1/2) AV_{REF}$, the MSB is reset.
6. Next, bit 8 of the SAR register is automatically set and the next comparison is started. Depending on the value of bit 9, to which a result has been already set, the voltage tap of the series resistor string is selected as follows:
 - Bit 9 = 1: $(3/4) AV_{REF}$
 - Bit 9 = 0: $(1/4) AV_{REF}$

This voltage tap and the analog input voltage are compared and, depending on the result, bit 8 is manipulated as follows.

Analog input voltage \geq Voltage tap: Bit 8 = 1
 Analog input voltage \leq Voltage tap: Bit 8 = 0
7. This comparison is continued to bit 0 of the SAR register.
8. When comparison of the 10 bits is complete, the valid digital result is stored in the SAR register, which is then transferred to and stored in the ADAnCRm register. At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.




Figure 19-3 A/D Converter basic operation

19.4.2 Trigger mode

The timing of starting the conversion operation is specified by setting a trigger mode. The trigger mode includes a software trigger mode and hardware trigger modes. The hardware trigger modes include timer trigger modes 0 and 1, and external trigger mode. The ADAnTMD bit of the ADAnM0 register is used to set the trigger mode. In timer trigger mode set ADAnM2.ADAnTMD[1:0] = 01.

(1) Software trigger mode

When the ADAnCE bit of the ADAnM0 register is set to 1, the signal of the analog input pin ANInmm specified by the ADAnS register is converted. When conversion is complete, the result is stored in the ADAnCRm register. At the same time, the A/D conversion end interrupt request signal (INTAD) is generated.

If the operation mode specified by the ADAnMD1 and ADAnMD0 bits of the ADAnM0 register is the continuous select/scan mode, the next conversion is started, unless the ADAnCE bit is cleared to 0 after completion of the first conversion.

When conversion is started, the ADAnEF bit is set to 1 (indicating that conversion is in progress).

If the ADAnM0, ADAnM2, ADAnS, ADAnPFM, or ADAnPFT register is written during conversion, the conversion is aborted and started again from the beginning.

(2) External trigger mode

In this mode, converting the signal of the analog input pin (ANI0 to ANI23) specified by the ADAnS register is started when an external trigger is input (to the ADTRG pin). Which edge of the external trigger is to be detected (i.e., the rising edge, falling edge, or both rising and falling edges) can be specified by using the ADAnETS1 and ADAnETS0 bits of the ADAnM0 register. When the ADAnCE bit of the ADAnM0 register is set to 1, the A/D Converter waits for the trigger, and starts conversion after the external trigger has been input.

When conversion is completed, the result of conversion is stored in the ADAnCRm register. At the same time, the A/D conversion end interrupt request signal (INTAD) is generated, and the A/D Converter waits for the trigger again.

When conversion is started, the ADAnEF bit is set to 1 (indicating that conversion is in progress). While the A/D Converter is waiting for the trigger, however, the ADAnEF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADAnM0, ADAnM2, ADAnS, ADAnPFM, or ADAnPFT register is written during the conversion operation, the conversion is not aborted, and the A/D Converter waits for the trigger again.

(3) Timer trigger mode

In this mode, converting the signal of the analog input pin ANInmm, specified by the ADAnS register, is started by any of the timer output signals INTTAA2CC0 or INTTAA2CC1. The timer output signal is selected by the ADAnTMD1 and ADAnTMD0 bits of the ADAnM2 register, and conversion is started at the rising edge of the timer output signal. When the ADAnCE bit of the ADAnM0 register is set to 1, the A/D Converter waits for a trigger, and starts conversion when the rising edge of the timer output signal is input.

When conversion is completed, the result of the conversion is stored in the ADAnCRm register. At the same time, the A/D conversion end interrupt request signal (INTAD) is generated, and the A/D Converter waits for the trigger again.

When conversion is started, the ADAnEF bit is set to 1 (indicating that conversion is in progress). While the A/D Converter is waiting for the trigger, however, the ADAnEF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADAnM0, ADAnM2, ADAnS, ADAnPFM, or ADAnPFT register is written during conversion, the conversion is stopped and the A/D Converter waits for the trigger again.

19.4.3 Operation modes

Four operation modes are available as the modes in which to set the ANInmm pins: continuous select mode, continuous scan mode, one-shot select mode and one-shot scan mode..

The operation mode is selected by the ADAnMD1 and ADAnMD0 bits of the ADAnM0 register.

(1) Continuous select mode

In this mode, the voltage of one analog input pin selected by the ADAnS register is continuously converted into a digital value.

The conversion result is stored in the ADAnCRm register corresponding to the analog input pin. In this mode, an analog input pin corresponds to an ADAnCRm register on a one-to-one basis. Each time A/D conversion is completed, the A/D conversion end interrupt request signal (INTAD) is generated. After completion of conversion, the next conversion is started, unless the ADAnCE bit of the ADAnM0 register is cleared to 0.




Figure 19-4 Timing example of continuous select mode operation (ADA0S = 01H)

(2) Continuous scan mode

In this mode, analog input pins are sequentially selected, from the ANI0 pin to the pin specified by the ADAnS register, and their values are converted into digital values.

The result of each conversion is stored in the ADAnCRm register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADAnS register is complete, the A/D conversion end interrupt request signal (INTAD) is generated, and A/D conversion is started again from the ANI0 pin, unless the ADAnCE bit of the ADAnM0 register is cleared to 0.



(a) Timing example**(b) Block diagram**

Figure 19-5 Timing example of continuous scan mode operation
(ADA0S register = 03H)

(3) One-shot select mode

In this mode, the voltage on the analog input pin specified by the ADA0S register is converted into a digital value only once. The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode, an analog input pin and an ADA0CRn register correspond on a one-to-one basis. When A/D conversion has been completed once, the INTAD signal is generated. The A/D conversion operation is stopped after it has been completed.




Figure 19-6 Timing example of one-shot select mode operation
(ADA0S Register = 01H)

(4) One-shot scan mode

In this mode, analog input pins are sequentially selected, from the ANI0 pin to the pin specified by the ADAnS register, and their values are converted into digital values. The result of each conversion is stored in the ADAnCRm register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADAnS register is complete, the A/D conversion end interrupt request signal (INTAD) is generated, and A/D conversion is stopped. (n = 0-23).



(a) Timing example**(b) Block diagram**

Figure 19-7 Timing example of one-shot scan mode operation
(ADA0S Register = 03H)

(5) Diagnostic mode

When activating the diagnostic mode (ADADIAG bit of ADAnM2 register is set) the voltage at the AVREF pin and the AVSS pin are sampled after conversion of the specified ANInm range is finished.

The resulting values can be found in the ADAnCRDD, ADAnCRDDH, ADAnCRSS and ADAnCRSSH registers.

Since AD conversion accuracy is influenced of use conditions, the result does not necessarily become all 1 when converting AVREF.

Since AD conversion accuracy is influenced of use conditions, the result does not necessarily become all 0 when converting AVSS.

(6) Discharge mode

When activating the discharge mode (ADAnDISC bit of ADAnM2 register is set) the internal capacitors of the sample and hold circuit are discharged prior to every conversion.

Additional 4 clocks must therefore be added to every conversion.

19.4.4 Power-fail compare mode

The A/D conversion end interrupt request signal (INTAD) can be controlled as follows by the ADAnPFM and ADAnPFT registers.

- When the ADAnPFE bit = 0, the INTAD signal is generated each time conversion is completed (normal use of the A/D Converter).
- When the ADAnPFE bit = 1 and when the ADAnPFC bit = 0, the value of the ADAnCRmH register is compared with the value of the ADAnPFT register when conversion is completed, and the INTAD signal is generated only if $\text{ADAnCROH} \geq \text{ADAnPFT}$.
- When the ADAnPFE bit = 1 and when the ADAnPFC bit = 1, the value of the ADAnCRmH register is compared with the value of the ADAnPFT register when conversion is completed, and the INTAD signal is generated only if $\text{ADAnCROH} < \text{ADAnPFT}$.

In the power-fail compare mode, four modes are available as modes in which to set the ANInm pins: continuous select mode and continuous scan mode, one-shot select mode and one-shot scan mode.

(1) Continuous select mode

In this mode, the result of converting the voltage of the analog input pin specified by the ADAnS register is compared with the set value of the ADAnPFT register. If the result of power-fail comparison matches the condition set by the ADAnPFC bit, the conversion result is stored in the ADAnCRm register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADAnCRm register, and the INTAD signal is not generated. After completion of the first conversion, the next conversion is started, unless the ADAnCE bit of the ADAnM0 register is cleared to 0.




Figure 19-8 Timing example of continuous select mode operation
(when power-fail comparison is made: ADA0S register = 01H)

(2) Continuous scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADAnS register are stored, and the set value of the ADAnCR0H register of channel 0 is compared with the value of the ADAnPFT register. If the result of power-fail comparison matches the condition set by the ADAnPFC bit of the ADAnPFM register, the conversion result is stored in the ADAnCR0 register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADAnCR0 register, and the INTAD signal is not generated.

After the result of the first conversion has been stored in the ADAnCR0 register, the results of sequentially converting the voltages on the analog input pins up to the pin specified by the ADAnS register are continuously stored. After completion of conversion, the next conversion is started from the ANI0 pin again, unless the ADAnCE bit of the ADAnM0 register is cleared to 0.



(a) Timing example**(b) Block diagram**

Figure 19-9 Timing example of continuous scan mode operation
(when power-fail comparison is made: ADA0S register = 03H)

(3) One-shot select mode

In this mode, the result of converting the voltage of the analog input pin specified by the ADA0S register is compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CRn register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CRn register, and the INTAD signal is not generated. Conversion is stopped after it has been completed.




Figure 19-10 Timing example of one-shot select mode operation
(when power-fail comparison is made: ADA0S register = 01H)


(4) One-shot scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADAnS register are stored, and the set value of the ADAnCROH register of channel 0 is compared with the value of the ADAnPFT register. If the result of power-fail comparison matches the condition set by the ADAnPFC bit of the ADAnPFM register, the conversion result is stored in the ADAnCRO register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADAnCRO register, and the INTAD signal is not generated.

After the result of the first conversion has been stored in the ADAnCRO register, the results of sequentially converting the voltages on the analog input pins up to the pin specified by the ADAnS register are continuously stored.

After completion of conversion, A/D conversion is stopped. The 1st conversion result after A/D conversion has been ignored, because it is not good.

(a) Timing example



(b) Block diagram




Figure 19-11 Timing Example of One-shot Scan Mode Operation
(When Power-Fail Comparison Is Made: ADA0S Register = 03H)

19.5 Cautions

(1) When A/D Converter is not used

When the A/D Converter is not used, the power consumption can be reduced by clearing the ADAnCE bit and the ADAnPS bit of the ADAnM0 register to 0.

(2) Input range of ANInm pins

Input the voltage within the specified range to the ANInm pins. If a voltage equal to or higher than AV_{REF} or equal to or lower than AV_{SS} (even within the range of the absolute maximum ratings) is input to any of these pins, the conversion value of that channel is undefined and the conversion value of the other channels may also be affected.

(3) Countermeasures against noise

To maintain the 10-bit resolution, the ANInm pins must be effectively protected from noise. The influence of noise increases as the output impedance of the analog input source becomes higher. To lower the noise, connecting an external capacitor as shown in *Figure 19-12* is recommended.




Figure 19-12 Processing of analog input pin

(4) Alternate I/O

The analog input pins ANInm function alternately as port pins. Changing the digital input/output function (PMCn and PMn; $n = 2, 7$ or 12) or changing the level of one or more output ports (Pnm; $n = 2, 7$ or 12 ; $m = 0$ up to 15) while ADA0CE bit = 1 could degrade the conversion accuracy.

For the output port the potential degradation increases with the driven total output current. Also the conversion resolution may drop if the output current fluctuates due to the effect of the external circuit connected to the port pins.

(5) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the contents of the ADAnS register are changed. If the analog input pin is changed during A/D conversion, therefore, the result of converting the previously selected analog input signal may be stored and the conversion end interrupt request flag may be set immediately before the ADAnS register is rewritten. If the ADIF flag is read immediately after the ADAnS register is rewritten, the ADIF flag may be set even though the A/D conversion of the newly selected analog input pin has not been completed. When A/D conversion is stopped, clear the ADIF flag before resuming conversion.




Figure 19-13 Generation timing of A/D conversion end interrupt request

(6) Reading ADAnCRm register

When the ADAnM0 to ADAnM2 or ADAnS register is written, the contents of the ADAnCRm register may be undefined. Read the conversion result after completion of conversion and before writing to the ADAnM0 to ADAnM2 and ADAnS registers. The correct conversion result may not be read at a timing different from the above.

19.6 How to read A/D Converter characteristics table

This section describes the terms related to the A/D Converter.

For details refer to the Electrical Target Specification

(1) Resolution

The minimum analog input voltage that can be recognized, i.e., the ratio of an analog input voltage to 1 bit of digital output is called 1 LSB (least significant bit). The ratio of 1 LSB to the full scale is expressed as %FSR (full-scale range). %FSR is the ratio of a range of convertible analog input voltages expressed as a percentage, and can be expressed as follows, independently of the resolution.

$$\begin{aligned} 1\%FSR &= (\text{Maximum value of convertible analog input voltage} - \\ &= \text{Minimum value of convertible analog input voltage})/100 \\ &= (AV_{REF} - 0)/100 \\ &= AV_{REF}/100 \end{aligned}$$

When the resolution is 10 bits, 1 LSB is as follows:

$$\begin{aligned} 1 \text{ LSB} &= 1/2^{10} = 1/1,024 \\ &= 0.098\%FSR \end{aligned}$$

The accuracy is determined by the overall error, independently of the resolution.

(2) Overall error

This is the maximum value of the difference between an actually measured value and a theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors.

The overall error in the characteristics table does not include the quantization error.




Figure 19-14 Overall error

(3) Quantization error

This is an error of $\pm 1/2$ LSB that inevitably occurs when an analog value is converted into a digital value. Because the A/D Converter converts analog input voltages in a range of $\pm 1/2$ LSB into the same digital codes, a quantization error is unavoidable.




Figure 19-15 Quantization error

(4) Zero-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 0...000 to 0...001 (1/2 LSB).




Figure 19-16 Zero-scale error

(5) Full-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 1...110 to 0...111 (full scale - 3/2 LSB).




Figure 19-17 Full-scale error

(6) Differential linearity error

Ideally, the width to output a specific code is 1 LSB. This error indicates the difference between the actually measured value and its theoretical value when a specific code is output.




Figure 19-18 Differential linearity error

(7) Integral linearity error

This error indicates the extent to which the conversion characteristics differ from the ideal linear relationship. It indicates the maximum value of the difference between the actually measured value and its theoretical value where the zero-scale error and full-scale error are 0.




Figure 19-19 Integral linearity error

(8) Conversion time

This is the time required to obtain a digital output after an analog input voltage has been assigned.

The conversion time in the characteristics table includes the sampling time.

(9) Sampling time

This is the time for which the analog switch is ON to load an analog voltage to the sample & hold circuit.




Figure 19-20 Sampling time

Chapter 20 Power Supply Scheme

The microcontroller has general power supply pins for its core, internal memory and peripherals. These pins are connected to internal voltage regulators. The microcontroller also has dedicated power supply pins for certain I/O modules. These pins provide the power for the I/O operations.

20.1 Overview

The following table gives the naming convention of the pins:

Table 20-1 Naming convention of power supply pins

Dedicated function		V _{DD} or V _{SS}
<none>	CPU core, internal memory and peripherals	<ul style="list-style-type: none">VDD: Voltage Drain DrainVSS: Voltage for Substrate and Source
A	A/D Converter, Low-Voltage Detector	
B, E	Standard I/O buffer	

The following pins belong to the Power Supply Scheme:

Note For electrical characteristics refer to the Electrical Target Specification.

Table 20-2 Power supply pins

Power supply pins	V850ES/FE3-L V850ES/FF3-L	V850ES/FG3-L
AVREF0 / AVSS	A/D Converter 0 / Low-Voltage Detector	
VDD / VSS	CPU core (with voltage regulator)	
EVDD / EVSS	- numbered I/O port buffers ^a - alpha I/O port buffers ^a	numbered I/O port buffers ^a
BVDD / BVSS	-	alpha I/O port buffers ^b

^{a)} numbered ports: port groups 0 to 9

^{b)} alpha ports: port groups CM, CS, CT, DL

20.2 Description

Following figures give an overview of the allocation of power supply pins on the chip.

Note The diagrams do not show the exact pin location.

(1) V850ES/FE3-L, V850ES/FF3-L power supply pins assignment




Figure 20-1 V850ES/FE3-L, V850ES/FF3-L power supply pins assignment

(2) V850ES/FG3-L power supply pins assignment




Figure 20-2 V850ES/FG3-L over supply pins assignment

20.3 Voltage regulators

The on-chip voltage regulators generate the voltages for the internal circuitry, refer to *Figure 20-1*, *Figure 20-2*.

The regulators operate per default in all operation modes (normal operation, HALT, IDLE1, IDLE2, STOP, Sub-clock, and during reset).

Note To stabilize the output voltage of the regulator, connect a capacitor to the REGC pin. Refer to the Electrical Target Specification.

Chapter 21 Reset

Several reset functions are provided in order to initialize hardware and registers.

21.1 Overview

Features summary An internal system reset SYSRES can be generated by the following sources:

- External reset signal $\overline{\text{RESET}}$
- Power-On-Clear (RESPOC)
- Watchdog Timer 2 (RESWDT2)
- Clock Monitor (RESCLM)
- Low-Voltage Detector (RESLVI)

21.1.1 General reset performance

The following figure shows the signals involved in the reset function.




Figure 21-1 Reset function signal diagram

All resets are applied asynchronously. That means, resets are not synchronized to any internal clock. This ensures that the microcontroller can be kept in reset state even if all internal clocks fail to operate.

(1) Hardware status

With each reset function the hardware is initialized. When the reset status is released, program execution is started.

The following table describes the status of the clocks and on-chip modules during reset and after reset release.

Table 21-1 Hardware status during and after reset

Item	During reset	After reset
General clock supplies	Refer to “Start conditions” on page 184	
On-chip peripheral functions		
Watch Timer WT	Operating on f_{XT}	
Watchdog Timer WDT2	Stopped	Starts operation based on f_{RL} , after internal oscillator stable.
all others	Stopped	Operable based on f_{RH} , after internal oscillator stable.
CPU	Initialized	Program execution starts based on f_{RH} , after internal oscillator stable.
I/O pins (port/alternative function pins)	All pins are in input port mode ^a . See chapter “Pin Functions” on page 31 for a description.	

^{a)} The status of the N-Wire debug interface pins \overline{DRST} (P05), DDI (P52), DDO (P53), DCK (P54), DMS (P55) after reset depends on the reset value of the OCDM register, and therefore on the reset source. See chapter “Pin Functions” on page 31 for details.

(2) Register status

With each reset function the registers of the CPU, internal RAM, and on-chip peripheral I/Os are initialized. After a reset, make sure to set the registers to the values needed within your program.

Table 21-2 Initial values of CPU and internal RAM after reset

On-chip hardware		Register name	Initial value after Reset
CPU	Program registers	General-purpose register (r0)	0000 0000 _H
		General-purpose registers (r1 to r31)	Undefined
		Program counter (PC)	Reset vector programmed to the code flash memory extra area ^a
	System registers	Status save registers during interrupt (EIPC, EIPSW)	Undefined
		Status save registers during non-maskable interrupt (NMI) (FEPC, FEPSW)	Undefined
		Interrupt cause register (ECR)	0000 0000 _H
		Program status word (PSW)	0000 0020 _H
		Status save registers during CALLT execution (CTPC, CTPSW)	Undefined
		Status save registers during exception/debug trap (DBPC, DBPSW)	Undefined
		CALLT base pointer (CTBP)	Undefined
Internal RAM			Undefined
Peripherals		Macro internal registers	The reset values of the various registers are given in the chapters of the peripheral functions

a) After reset, the internal Firmware is executed. When execution of the Firmware is finished, it performs a program branch according to the user defined reset vector. The reset vector is stored in the extra flash area.

Internal RAM data becomes undefined after power-on reset, or if RAM data access by the CPU and a reset input conflict (data is lost).

Additionally the following resources are used by the internal firmware executed after a reset::

- The first 150 bytes and the last 100 bytes of the available RAM area are undefined.
- Program status word (PSW) is undefined, but interrupts are disabled

21.1.2 Reset at power-on

The Power-On-Clear circuit (POC) permanently compares the power supply voltage V_{DD} with an internal reference voltage (V_{IP}). It ensures that the microcontroller only operates as long as the power supply exceeds a well-defined limit.

When the power supply voltage falls below the internal reference voltage ($V_{DD} < V_{IP}$), the internal reset signal RESPOC is generated.

After Power-On-Clear reset, the RESF register is cleared and the internal reset SYSRES is generated.

- Note**
1. Depending on the supply voltage drop rate it may be required to apply an external **RESET** signal additionally in order to avoid microcontroller operation out of the specified operating conditions. For detailed electrical characteristics refer to the Electrical Target Specification.
 2. POC shares the reference voltage supply with the power regulators.

Figure 21-2 on page 708 shows the generation of RESPOC by the Power-On-Clear circuit.

The Power-On-Clear function holds the microcontroller in reset state as long as the power supply voltage does not exceed the threshold level VPOC.




Figure 21-2 Reset generation by Power-On-Clear circuit

Figure 21-3 on page 709 outlines the start up of the CPU system after Power-On-Clear.




Figure 21-3 CPU system start up after Power-On-Clear

21.1.3 External $\overline{\text{RESET}}$

Reset is performed when a low level signal is applied to the $\overline{\text{RESET}}$ pin.

The reset status is released when the signal applied to the $\overline{\text{RESET}}$ pin changes from low to high.

After the external $\overline{\text{RESET}}$ is released, the RESF register is cleared and the internal system reset signal SYSRES is generated.

The $\overline{\text{RESET}}$ pin incorporates a noise eliminator, which is applied to the reset signal $\overline{\text{RESET}}$. To prevent erroneous external reset due to noise, it uses an analog filter. Even if no clock is active in the controller the external $\overline{\text{RESET}}$ can keep the controller in reset state.

The following figure shows the timing when an external $\overline{\text{RESET}}$ is performed. It explains the effect of the noise eliminator. The noise eliminator uses the analog delay to prevent the generation of an external reset due to noise.

The analog delay is caused by the analog input filter. The filter regards pulses up to a certain width as noise and suppresses them. For the minimum $\overline{\text{RESET}}$ pulse width refer to the Electrical Target Specification.




Figure 21-4 Timing for external $\overline{\text{RESET}}$

21.1.4 Reset by Watchdog Timer 2

The Watchdog Timer can be configured to generate a reset if the watchdog time overflows. After watchdog reset, the RESF.WDT2RF bit is set. The system reset signal SYSRES is generated.

After Watchdog Timer overflow, the reset status lasts for a specific time. Then the reset status is automatically released.

21.1.5 Reset by Clock Monitor

The Clock Monitor generates a reset when the main oscillator fails. After a Clock Monitor reset, the corresponding bit RESF.CLMRF is set. The system reset signal SYSRES is generated.

After a Clock Monitor reset, the reset status lasts for a specific time. Then the reset status is automatically released.

21.1.6 Reset by Low-Voltage Detector

The Low-Voltage Detector can be configured to generate the reset RESLVI if the voltage supply V_{DD} falls below the reference voltage V_{LVI} . RESLVI sets the bit RESF.LVIRF and the system reset SYSRES is generated.

21.2 Reset Registers

The reset functions are controlled and operated by means of the following registers:

Table 21-3 Reset function register overview

Register name	Shortcut	Address
Reset source flag register	RESF	FFFF F888 _H

(1) RESF - Reset source flag register

The 8-bit RESF register contains information about which type of resets occurred since the last Power-On-Clear or external $\overline{\text{RESET}}$.

The RESF register is a special register that can be written only by specific sequences.

Each following reset condition sets the corresponding flag in the register. For example, if a Power-On-Clear reset is finished and then a Watchdog Timer reset occurs, the RESF reads 0001 0000_B.

Access The register can be read/written in 8-bit units and 1-bit units.

Address FFFF F888_H

Initial Value Power-On-Clear reset and external $\overline{\text{RESET}}$ sets this register to 00_H.

7	6	5	4	3	2	1	0
0	0	0	WDT2RF	0	0	CLMRF	LVIRF
R	R	R	R/W	R	R	R/W	R/W

Table 21-4 RESF register contents

Bit position	Bit name	Function
4	WDT2RF	Reset by Watchdog Timer 0: Not generated. 1: Generated.
1	CLMRF	Reset by Clock Monitor 0: Not generated. 1: Generated.
0	LVIRF	Reset by Low-Voltage Detector 0: Not generated. 1: Generated.

Note If clearing this register by writing and flag setting (occurrence of reset) conflict, flag setting takes precedence.

Chapter 22 Low-Voltage Detector

This chapter describes the Low-Voltage Detector and the RAM data retention function.

22.1 Functions

The Low-Voltage Detector (LVI) has the following functions.

- Compares the supply voltage (V_{DD}) with a reference voltage (V_{LVI}) and generates
 - internal interrupt signals when $V_{DD} < V_{LVI}$ or $V_{DD} > V_{LVI}$
 - or internal reset signal when $V_{DD} < V_{LVI}$.
- The level of the supply voltage to be detected can be changed by software (in two steps).
- Interrupt or reset signal can be selected by software.
- Can operate in STOP mode.
- Operation can be stopped by software.

If the Low-Voltage Detector is used to generate a reset signal, bit 0 (LVIRF) of the reset source flag register (RESF) is set to 1 when the reset signal is generated. For details of RESF, refer to “Reset” on page 705.

22.2 Configuration

Figure 22-1 shows the block diagram of the Low-Voltage Detector.




Figure 22-1 Block diagram of Low-Voltage Detector

22.3 Registers

The Low-Voltage Detector is controlled by the following registers.

- Low voltage detection register (LVIM)
- Low voltage detection level selection register (LVIS)

(1) LVIM - Low voltage detection register

This register is a special register and can be written only in a combination of specific sequences (refer to “Write Protected Registers” on page 155).

The LVIM register is used to enable or disable low voltage detection, and to set the operation mode of the Low-Voltage Detector.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFFF890H

	7	6	5	4	3	2	1	0
LVIM	LVION	0	0	0	0	0	LVIMD	LVIF

LVION	Low voltage detection operation enable or disable
0	Disable operation.
1	Enable operation.

LVIMD	Selection of operation mode of low voltage detection
0	Generate interrupt request signal <ul style="list-style-type: none"> INTLVIL when supply voltage $V_{DD} <$ reference voltage V_{LVI} INTLVIH when supply voltage $V_{DD} >$ reference voltage V_{LVI}
1	Generate internal reset signal LVIRES when supply voltage $V_{DD} <$ reference voltage V_{LVI}

LVIF	Low voltage detection flag
0	When <ul style="list-style-type: none"> supply voltage $V_{DD} >$ reference voltage V_{LVI} or operation is disabled (LVIM.LVION = 0)
1	Supply voltage of power supply $V_{DD} <$ reference voltage V_{LVI}

-
- Caution**
1. After setting the LVIM.LVION bit to 1, wait for a specified time before checking the voltage using the LVIM.LVIF bit.
The wait time is specified in the Electrical Target Specification.
 2. The LVIF bit is valid only when the LVIM.LVION = 1 and LVIM.LVIMD = 0.
 3. The LVIM.LVIF bit is read-only.
 4. Be sure to clear bits 2 to 6 to 0.
-

(2) LVIS - Low voltage detection level selection register

The LVIS register is used to select the level of low voltage to be detected.

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFFF891H

	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	0	0	0	LVIS0

LVIS0	Detection level
0	4.0 V ^a
1	3.7 V ^a

^{a)} Refer to Electrical Target Specification for the detailed specification.

- Caution**
1. This register cannot be written until a reset request due to something other than low-voltage detection is generated after the LVIM.LVION and LVIM.LVIMD bits are set to 1.
 2. Be sure to clear bits 7 to 1 to 0.

(3) RAMS - Internal RAM data status register

The RAMS register is a flag register that indicates that the supply voltage has dropped below a specific data retention voltage. If so, the contents of the RAM may have changed and has to be considered as invalid.

This register can be read or written in 8-bit or 1-bit units.

Writing to this register is protected by a special sequence of instructions. Please refer to “*Write Protected Registers*” on page 155 for details.

After reset:	Note	R/W	Address: FFFF892H					
	7	6	5	4	3	2	1	0
RAMS	0	0	0	0	0	0	0	RAMF

RAMF	Internal RAM data valid/invalid
0	supply voltage > data retention voltage, RAM valid
1	supply voltage < data retention voltage, RAM invalid

For the specification of the data retention voltage, consult the Electrical Target Specification.

Note This register is not influenced by any reset. Refer to 22.4.4 on page 722 for further details concerning RAM data retention.

(4) PEMU1 - Peripheral emulation register 1

When an in-circuit emulator is used, the operation of the RAM retention flag (RAMF bit: bit 0 of RAMS register) can be pseudo-controlled and emulated by manipulating this register on the debugger.

This register can be read or written in 8-bit or 1-bit units.

This register is valid only in the emulation mode. It is invalid in the normal mode.

After reset: 00H R/W Address: FFFFF9FEH

	7	6	5	4	3	2	1	0
PEMU1	0	0	0	0	0	EVARAMIN	0	0

EVARAMIN	Pseudo specification of RAM retention voltage detection signal
0	Do not detect voltage lower than RAM retention voltage.
1	Detect voltage lower than RAM retention voltage (set RAMF flag).

Caution This bit is not automatically cleared.

[Usage]

When an in-circuit emulator is used, pseudo emulation of RAMF is realized by rewriting this register on the debugger.

- <1> CPU break (CPU operation stops.)
- <2> Set the EVARAMIN bit to 1 by using a register write command.
By setting the EVARAMIN bit to 1, the RAMF bit is set to 1 on hardware (the internal RAM data is invalid).
- <3> Clear the EVARAMIN bit to 0 by using a register write command again.
Unless this operation is performed (clearing the EVARAMIN bit to 0), the RAMF bit cannot be cleared to 0 by a CPU operation instruction.
- <4> Run the CPU and resume emulation.

22.4 Operation

Depending on the setting of the LVIMD bit, the interrupt signals (INTLVIL, INTLVIH) or an internal reset signal is generated.

How to specify each operation is described below, together with timing charts.

22.4.1 Reset generation from LVI (LVIM.LVIMD = 1)

- Operation start**
1. Mask the interrupt of LVI.
 2. Select the voltage to be detected by using the LVIS.LVIS0 bit.
 3. Set the LVIM.LVION bit to 1 (to enable operation).
 4. Insert sufficient wait time by software. See the Electrical Target Specification for details.
 5. By using the LVIM.LVIF bit, check if the supply voltage $V_{DD} > \text{reference voltage } V_{LVI}$.
 6. Set the LVIM.LVIMD bit to 1 (to generate an internal reset signal).

Caution If LVIM.LVIMD is set to 1, the contents of the LVIM and LVIS registers cannot be changed until a reset request other than LVI is generated.




Figure 22-2 Operation timing of Low-Voltage Detector (LVIMD = 1)

Note During the period in which the supply voltage is the set low voltage or lower, the internal reset signal is retained (internal reset state).

22.4.2 Interrupt generation from LVI (LVIM.LVIMD = 0)

- Operation start**
1. Mask the interrupts of LVI.
 2. Select the voltage to be detected by using the LVIS.LVIS0 bit.
 3. Set the LVIM.LVION bit to 1 (to enable operation).
 4. Insert sufficient wait time by software. See the Electrical Target Specification for details.
 5. By using the LVIM.LVIF bit, check if the supply voltage $V_{DD} > \text{reference voltage } V_{LVI}$.
 6. Clear the interrupt request flag of LVI.
 7. Unmask the interrupt of LVI.
- stop**
1. Mask the interrupt INTLVIH by setting LVIHMK to 1.
 2. Clear the LVIM.LVION bit to 0.
 3. Clear the interrupt request flag LVIHIF of INTLVIH




Figure 22-3 Operation timing of Low-Voltage Detector (LVIM.LVIMD = 0)

Note If VDD is fluctuating around the LVI detection level (VLVI), note that the judgment upon the INTLVIH or INTLVIL interrupt servicing may be incorrect. For example, if during INTLVIL interrupt servicing multiple INTLVIH/INTLVIL interrupts are generated due to the VDD fluctuation, it cannot be detected which interrupt was generated last. Consequently, when INTLVIL interrupt servicing is performed at the last, even though $V_{DD} > V_{LVI}$, software detects $V_{DD} < V_{LVI}$ by mistake. Therefore when LVI detection interrupt servicing is performed, program the software code as to complete interrupt servicing before the next LVI detection is generated, at the same time as controlling the VDD, or monitoring the LVIF flag.

22.4.3 Disabling the LVI operation

1. Mask the interrupt INTLVIH by setting LVIHMK to 1.
2. Disable the LVI operation by setting the LVIM. LVON bit to 0.
3. Clear the interrupt request flag LVIHIF of the INTLVIH register.

22.4.4 RAM retention voltage detection operation

The supply voltage and the data retention voltage are compared. When the supply voltage drops below the data retention voltage (including power on application), the RAMS.RAMF bit is set.

For the specification of the data retention voltage, consult the Electrical Target Specification.

The RAMS.RAMF flag behaves as follows:

- After power up the RAMS.RAMF is set.
- RAMS.RAMF can only be reset by software.
- RAMS.RAMF remains 0 as long as the supply voltage exceeds the data retention voltage.
- The RAMS.RAMF flag is not influenced by any reset.
- If the supply voltage drops below the power-on-clear reference voltage, but stays above the data retention voltage, a POC reset is applied, but RAMS.RAMF remains 0.

Caution If an external $\overline{\text{RESET}}$ is applied during a RAM access of the CPU, parts of the RAM content may have changed accidentally. Such event does not set RAMS.RAMF.




Figure 22-4 Power-on-clear and RAM data retention detection behaviour

Chapter 23 On-Chip Debug Unit

The microcontroller includes an on-chip debug unit. By connecting an N-Wire emulator, on-chip debugging can be executed.

23.1 Functional Outline

23.1.1 Debug functions

(1) Debug interface

Communication with the host machine is established by using the $\overline{\text{DRST}}$, DCK, DMS, DDI, and DDO signals via an on-chip debug emulator. The communication specifications of N-Wire are used for the interface.

(2) On-chip debug

On-chip debugging can be executed by preparing wiring and a connector for on-chip debugging on the target system. An on-chip debug emulator is used to connect the host PC to the on-chip debug unit.

(3) Forced reset function

The microcontroller can be forcibly reset.

(4) Break reset function

The CPU can be started in the debug mode immediately after reset of the CPU is released.

(5) Forced break function

Execution of the user program can be forcibly aborted.

(6) Hardware break function

Two breakpoints for instruction and data access can be used. The instruction breakpoint can abort program execution at any address. The access breakpoint can abort program execution by data access to any address.

(7) Software break function

Up to four software breakpoints can be set in the internal code flash memory area. The number of software breakpoints that can be set in the RAM area differs depending on the debugger to be used.

(8) Debug monitor function

A memory space for debugging that is different from the user memory space is used during debugging (background monitor mode). The user program can be executed starting from any address.

While execution of the user program is aborted, the user resources (such as memory and I/O) can be read and written, and the user program can be downloaded.

(9) Mask function

Each of the following signals can be masked. That means these signals will not be effective during debugging.

The correspondence between the maskable signals and on-chip debug emulator mask functions are shown below.

- NMI0 mask function: NMI pin
- NMI1 mask function: WDT2 interrupt
- HOLD mask function: HLDREQ pin
- RESET mask function: RESET pin, WDT2 reset, POC reset^{Note}, LVI reset, clock monitor reset
- WAIT mask function: WAIT pin

Note Available in products with the POC function

(10) Timer function

The execution time of the user program can be measured.

(11) Peripheral macro operation/stop selection function during break

Depending on the debugger to be used, certain peripheral macros can be configured to continue or to stop operation upon a breakpoint hit.

- Functions that are always stopped during break
 - Watchdog Timer 2
 - Clock Monitor
- Functions that can operate or be stopped during break (however, each function cannot be selected individually)
 - all timers AA
 - Timer M
 - Watch Timer
- Peripheral functions that continue operating during break (functions that cannot be stopped)
 - Peripheral functions other than above

(12) Function during power saving modes

When the device is set into a power saving mode, debug operation is not possible. When exiting the power save mode, the on-chip debug unit continues operation.

The N-Wire interface is still accessible during power saving modes:

- N-Wire emulator can get status information from the on-chip debug unit.
- Stop mode can be released by the N-Wire emulator.

(13) Security function

This microcontroller has a N-Wire security function, that demands the user to input an ID code upon start of the debugger.

For further information concerning N-Wire security, refer to *“Data Protection and Security”* on page 289.

23.2 Controlling the N-Wire Interface

The N-Wire interface pins $\overline{\text{DRST}}$, DDI, DDO, DCK, DMS are shared with port functions, see Table 23-1. During debugging the respective device pins are forced into the N-Wire interface mode and port functions are not available. Note that N-Wire debugging must be generally permitted by the security bit in the ID code region (*0x0000 0079[bit7] = 1) of the code flash memory.

An internal pull-down resistor - detachable by software - is provided at the $\overline{\text{DRST}}$ pin to keep the N-Wire interface in reset, if no debugger is connected.

Table 23-1 N-Wire interface pins

GPIO	N-Wire function		
	Pin	Direction	Description
P05	$\overline{\text{DRST}}$	Input	N-Wire RCU reset
P52	DDI	Input	N-Wire debug data in
P53	DDO	Output	N-Wire debug data out
P54	DCK	Input	N-Wire interface clock
P55	DMS	Input	N-Wire mode

(1) OCDM - On-chip debug mode register

The OCDM register is used to select the normal operation mode or on-chip debug mode. .

Writing to this register is protected by a special sequence of instructions. Please refer to “CPU System Functions” on page 135 for details.

Access The register can be read or written in 8-bit and 1-bit units.

Address FFFF F9FC_H

	7	6	5	4	3	2	1	0
Bit name	0	0	0	0	0	0	0	OCDM0
Reset value	0	0	0	0	0	0	0	0/1 ^a

^{a)} Reset value depends on reset source (see below)

OCDM0	
0	<ul style="list-style-type: none"> pins used as port/alternative function pins internal pull-down resistor detached from P05/$\overline{\text{DRST}}$
1	<ul style="list-style-type: none"> pins used as N-Wire interface pins internal pull-down resistor attached to P05/$\overline{\text{DRST}}$

The reset value of OCDM.OCDM0 depends on the reset source.

(2) Power-On-Clear RESPOC

RESPOC (Power-On-Clear) reset sets OCDM.OCDM0 = 0, i.e. the pins are defined as port pins. The debugger can not communicate with the controller

and the N-Wire debug circuit is disabled. The first CPU instructions after RESPOC can not be controlled by the debugger. The application software must set OCDM.OCDM0 = 1 in order to enable the N-Wire interface and allow debugger access to the on-chip debug unit.

During and after POC reset (OCDM.OCDM0 = 0) pins P05, P52...P55 are configured as input ports.

(3) External $\overline{\text{RESET}}$

External reset by the $\overline{\text{RESET}}$ pin sets OCDM.OCDM0 = 1, i.e. the pins are defined as N-Wire interface pins. If connected the debugger can communicate with the on-chip debug unit and take over CPU control.

During and after $\overline{\text{RESET}}$ the pins P05, P52...P55 are configured as follows:

- $\overline{\text{DRST}}$, DDI, DCK, DMS are inputs.
- DDO is output, but in high impedance state as long as $\overline{\text{DRST}} = 0$.

(4) Other resets

Resets from all other reset sources do not affect the pins P05, P52...P55.

An internal pull-down resistor is provided for the pin P05/ $\overline{\text{DRST}}$. During and after any reset the resistor is connected to P05/ $\overline{\text{DRST}}$, ensuring that the N-Wire interface is kept in reset state, if no debugger is connected. The internal pull-down resistor is connected by reset from any source and can be disconnected via OCDM.OCDM0.

The $\overline{\text{DRST}}$ signal depicts the N-Wire interface reset signal. If $\overline{\text{DRST}} = 0$ the on-chip debug unit is kept in reset state and does not impact normal controller operation. $\overline{\text{DRST}}$ is driven by the debugger, if one is connected. The debugger may start communication with the controller by setting $\overline{\text{DRST}} = 1$.

Pin configuration In N-Wire debug mode the configuration of the N-Wire interface pins can not be changed by the pin configuration registers. The registers contents can be changed but will have no effect on the pin configuration.

23.3 N-Wire Enabling Methods

The current operation mode of the microcontroller is determined by OCDM.OCDM0 and $\overline{\text{DRST}}$:

Table 23-2 Normal operation and debug mode control

$\overline{\text{DRST}}$	OCDM.OCDM0	Mode
0	X	normal operation
1	0	
1	1	on-chip debug

23.3.1 Starting normal operation after $\overline{\text{RESET}}$ and RESPOC

For “normal operation” it has to be assured that the pins P05, P52...P55 are available as port pins after either reset event. Therefore the software has to perform $\text{OCDM.OCDM0} = 0$ to make the pins available as port pins after $\overline{\text{RESET}}$.

Note that after any external reset via the $\overline{\text{RESET}}$ pin OCDM.OCDM0 is set to “1” and the pins P05, P52...P55 are not available as application function pins until the software sets $\text{OCDM.OCDM0} = 0$.




Figure 23-1 Start without N-Wire activation

23.3.2 Starting debugger after $\overline{\text{RESET}}$ and RESPOC

The software has to set $\text{OCDM.OCDM0} = 1$ for enabling the N-Wire interface also upon a RESPOC event. Afterwards the debugger may start to establish communication with the controller by setting the $\overline{\text{DRST}}$ pin to high level and to take control over the CPU.

On start of the debugger the entire controller is reset, i.e. all registers are set to their default states and the CPU's program counter is set to the reset vector $0000\ 0000_{\text{H}}$.

Note After RESPOC the controller is operating without debugger control. Thus all CPU instructions until the software performs $\text{OCDM.OCDM0} = 1$ can not be debugged. To restart the user's program from beginning under the debugger's control apply an external $\overline{\text{RESET}}$ after the debugger has started, as shown in

Figure 23-2. This will cause the program to restart. However the status of the controller might not be the same as immediately after RESPOC, since the internal RAM may have already been initialized, when the external RESET is applied.




Figure 23-2 Start with N-Wire activation

23.3.3 N-Wire activation by $\overline{\text{RESET}}$ pin

The N-Wire interface can also be activated after power up by keeping $\overline{\text{RESET}}$ active after RESPOC is released. By this OCDM.OCDM0 is set to "1", thus the N-Wire interface is enabled.

With this method the user's program does not need to perform OCDM.OCDM0 = 1.




Figure 23-3 N-Wire activation by $\overline{\text{RESET}}$ pin

23.4 Connection to N-Wire Emulator

To connect the N-Wire emulator, a connector for emulator connection and a connection circuit must be mounted on the target system.

As a connector example the KEL connector is described in more detail. Other connectors, like for instance MICTOR connector (product name: 2-767004-2, Tyco Electronics AMP K.K.), are available as well. For the mechanical and electrical specification of these connectors refer to user's manual of the emulator to be used.

23.4.1 KEL connector

KEL connector product names:

- 8830E-026-170S (KEL): straight type
- 8830E-026-170L (KEL): right-angle type




Figure 23-4 Connection to N-Wire emulator (NEC Electronics IE-V850E1-CD-NW: N-Wire Card)

(1) Pin configuration

Figure 23-5 shows the pin configuration of the connector for emulator connection (target system side), and Table 23-3 on page 732 shows the pin functions.




Figure 23-5 Pin configuration of connector for emulator connection (target system side)

Caution Evaluate the dimensions of the connector when actually mounting the connector on the target board.

(2) Pin functions

The following table shows the pin functions of the connector for emulator connection (target system side). “I/O” indicates the direction viewed from the device.

Table 23-3 Pin functions of connector for emulator connection (target system side)

Pin no.	Pin name	I/O	Pin function
A1	(Reserved 1)	–	(Connect to GND)
A2	(Reserved 2)	–	(Connect to GND)
A3	(Reserved 3)	–	(Connect to GND)
A4	(Reserved 4)	–	(Connect to GND)
A5	(Reserved 5)	–	(Connect to GND)
A6	(Reserved 6)	–	(Connect to GND)
A7	DDI	Input	Data input for N-Wire interface
A8	DCK	Input	Clock input for N-Wire interface
A9	DMS	Input	Transfer mode select input for N-Wire interface
A10	DDO	Output	Data output for N-Wire interface
A11	$\overline{\text{DRST}}$	Input	On-chip debug unit reset input
A12	$\overline{\text{RESET}}$	Input	Reset input. (In a system that uses only POC reset and not pin reset, some emulators input an external reset signal as shown in <i>Figure 23-6 on page 733</i> to set the OCDM0 bit to 1.)
A13	FLMD0	Input	Control signal for flash download (flash memory versions only)
B1	GND	–	–
B2	GND	–	–
B3	GND	–	–
B4	GND	–	–
B5	GND	–	–
B6	GND	–	–
B7	GND	–	–
B8	GND	–	–
B9	GND	–	–
B10	GND	–	–
B11	(Reserved 8)	–	(Connect to GND)
B12	(Reserved 9)	–	(Connect to GND)
B13	V _{DD}	–	5 V input (for monitoring power supply to target)

- Caution**
1. The connection of the pins not supported by the microcontroller is dependent upon the emulator to be used.
 2. The pattern of the target board must satisfy the following conditions.
 - The pattern length must be 100 mm or less.
 - The clock signal must be shielded by GND.

(3) Example of recommended circuit

An example of the recommended circuit of the connector for emulator connection (target system side) is shown below.




Figure 23-6 Example of recommended emulator connection circuit

- Note**
1. The pattern length must be 100 mm or less.
 2. Shield the DCK signal by enclosing it with GND.
 3. This pin is used to detect power to the target board. Connect the voltage of the N-Wire interface to this pin.
 4. In a system that uses only POC reset and not pin reset, some emulators input an external reset signal as shown in *Figure 23-6* to set the OCDM.OCDM0 bit to 1.

Caution The N-Wire emulator may not support a 5 V interface and may require a level shifter. Refer to the user's manual of the emulator to be used.

23.5 Restrictions and Cautions on On-Chip Debug Function

- Do not mount a device that was used for debugging on a mass-produced product (this is because the code flash memory was rewritten during debugging and the number of rewrites of the code flash memory cannot be guaranteed).
- If a reset signal (reset input from the target system or reset by an internal reset source) is input during RUN (program execution), the break function may malfunction.
- Even if reset is masked by using a mask function, the I/O buffer (port pin, etc.) is reset when a pin reset signal is input.
- With a debugger that can set software breakpoints in the internal code flash memory, the breakpoints temporarily become invalid when pin reset or internal reset is effected. The breakpoints become valid again if a break such as a hardware break or forced break is executed. Until then, no software break occurs.
- The $\overline{\text{RESET}}$ signal input is masked during a break.
- The POC reset operation cannot be emulated.
- The on-chip debugging unit uses the exception vector address 60_H for software breakpoint (DBTRAP, refer to “Interrupt Controller (INTC)” on page 221). Thus the debugger takes over control when one of the following exceptions occur:
 - debug trap (DBTRAP)
 - illegal op-code detection (ILGOP)
 - ROM Correction

The debugger executes its own exception handler. Therefore, the user's exception handler at address 60_H will not be executed.

- When executing on-chip debugging, pin reset must be input to set the OCDM0 bit of the OCDM register to 1.
For details, refer to 23.2 “Controlling the N-Wire Interface” on page 726.
- When the break command is started in on-chip debug (OCD) mode and the application software accesses to the UARTD/CSIB/CAN peripheral I/O registers, CSIB, UARTD and CAN do not operate normally if on-chip debugging is restarted without executing reset.

Caution If the flash memory is programmed during a debug session and the options bytes have been changed, a target reset command has to be issued in order to make the new option byte settings effective.

Chapter 24 Differences Fx3-L to Fx3

The following table give a short overview of the main differences between the Fx3-L series of devices and the Fx3 series of devices.

Table 24-1

Feature	Fx3-L	Fx3
Operation speed	20 MHz	32Mhz
Data Flash	Not available	32Kb
DMA	Not available	4 channels
TAB	Not available	1 channel (FE3, FF3) 2 channnels (FG3)
CAN	1 channel	1 channel (FE3, FF3) 2 channels (FG3)
SSCG	Not available	Available

Appendix A Special Function Registers

The following tables list all registers that are accessed via the NPB (NEC peripheral bus). The registers are called “special function registers” (SFR).

Table A-1 lists all CAN special function registers. The addresses are given as offsets to the programmable peripheral base address (refer to “CAN module register and message buffer addresses” on page 553).

The tables list all registers and do not distinguish between the different derivatives.

A.1 CAN Registers

The CAN registers are accessible via the programmable peripheral area.

Table A-1 CAN special function registers (1/2)

Address offset	Register name	Shortcut	1	8	16	32
0x000	CAN0 global control register	C0GMCTRL	-	-	R/W	-
0x002	CAN0 global clock selection register	C0GMCS	-	R/W	-	-
0x006	CAN0 global automatic block transmission register	C0GMABT	-	-	R/W	-
0x008	CAN0 global automatic block transmission delay register	C0GMABTD	-	R/W	-	-
0x040	CAN0 module mask 1 register	C0MASK1L	-	-	R/W	-
0x042		C0MASK1H	-	-	R/W	-
0x044	CAN0 module mask 2 register	C0MASK2L	-	-	R/W	-
0x046		C0MASK2H	-	-	R/W	-
0x048	CAN0 module mask 3 register	C0MASK3L	-	-	R/W	-
0x04A		C0MASK3H	-	-	R/W	-
0x04C	CAN0 module mask 4 register	C0MASK4L	-	-	R/W	-
0x04E		C0MASK4H	-	-	R/W	-
0x050	CAN0 module control register	C0CTRL	-	-	R/W	-
0x052	CAN0 module last error code register	C0LEC	-	R/W	-	-
0x053	CAN0 module information register	C0INFO	-	R	-	-
0x054	CAN0 module error counter register	C0ERC	-	-	R	-
0x056	CAN0 module interrupt enable register	C0IE	-	-	R/W	-
0x058	CAN0 module interrupt status register	C0INTS	-	-	R/W	-
0x05A	CAN0 module bit-rate prescaler register	C0BRP	-	R/W	-	-
0x05C	CAN0 module bit-rate register	C0BTR	-	-	R/W	-
0x05E	CAN0 module last in-pointer register	C0LIPT	-	R	-	-
0x060	CAN0 module receive history list register	C0RGPT	-	-	R/W	-
0x062	CAN0 module last out-pointer register	C0LOPT	-	R	-	-

Table A-1 CAN special function registers (2/2)

Address offset	Register name	Shortcut	1	8	16	32
0x064	CAN0 module transmit history list register	C0TGPT	-	-	R/W	-
0x066	CAN0 module time stamp register	C0TS	-	-	R/W	-
0x100 to 0x4EF	CAN0 Message Buffer registers, see <i>Table 18-20 on page 556</i>					

A.2 Other Special Function Registers

Table A-2 Other special function registers (1/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF004	PortDL	PDL	-	-	R/W	-
0xFFFFF004	PortDL low byte	PDLL	R/W	R/W	-	-
0xFFFFF005	PortDL high byte	PDLH	R/W	R/W	-	-
0xFFFFF008	PortCS	PCS	R/W	R/W	-	-
0xFFFFF00A	PortCT	PCT	R/W	R/W	-	-
0xFFFFF00C	PortCM	PCM	R/W	R/W	-	-
0xFFFFF024	PortDL mode	PMDL	-	-	R/W	-
0xFFFFF024	PortDL mode low byte	PMDLL	R/W	R/W	-	-
0xFFFFF025	PortDL mode high byte	PMDLH	R/W	R/W	-	-
0xFFFFF028	PortCS mode	PMCS	R/W	R/W	-	-
0xFFFFF02A	PortCT mode	PMCT	R/W	R/W	-	-
0xFFFFF02C	PortCM mode	PMCM	R/W	R/W	-	-
0xFFFFF044	PortDL mode control	PMCDL	-	-	R/W	-
0xFFFFF044	PortDL mode control low byte	PMCDLL	R/W	R/W	-	-
0xFFFFF045	PortDL mode control high byte	PMCDLH	R/W	R/W	-	-
0xFFFFF048	PortCS mode control	PMCCS	R/W	R/W	-	-
0xFFFFF04A	PortCT mode control	PMCCT	R/W	R/W	-	-
0xFFFFF04C	PortCM mode control	PMCCM	R/W	R/W	-	-
0xFFFFF064	Peripheral I/O area select control register	BPC	-	-	R/W	-
0xFFFFF06E	System wait control register	VSWC	R/W	R/W	-	-
0xFFFFF100	Interrupt mask control register 0	IMR0	-	-	R/W	-
0xFFFFF100	Interrupt mask control register 0L	IMR0L	R/W	R/W	-	-
0xFFFFF101	Interrupt mask control register 0H	IMR0H	R/W	R/W	-	-
0xFFFFF102	Interrupt mask control register 1	IMR1	-	-	R/W	-
0xFFFFF102	Interrupt mask control register 1L	IMR1L	R/W	R/W	-	-
0xFFFFF103	Interrupt mask control register 1H	IMR1H	R/W	R/W	-	-
0xFFFFF104	Interrupt mask control register 2	IMR2	-	-	R/W	-
0xFFFFF104	Interrupt mask control register 2L	IMR2L	R/W	R/W	-	-
0xFFFFF105	Interrupt mask control register 2H	IMR2H	R/W	R/W	-	-
0xFFFFF106	Interrupt mask control register 3	IMR3	-	-	R/W	-
0xFFFFF106	Interrupt mask control register 3L	IMR3L	R/W	R/W	-	-
0xFFFFF107	Interrupt mask control register 3H	IMR3H	R/W	R/W	-	-
0xFFFFF108	Interrupt mask control register 4	IMR4	-	-	R/W	-
0xFFFFF108	Interrupt mask control register 4L	IMR4L	R/W	R/W	-	-
0xFFFFF109	Interrupt mask control register 4H	IMR4H	R/W	R/W	-	-
0xFFFFF10A	Interrupt mask control register 5	IMR5	-	-	R/W	-
0xFFFFF10A	Interrupt mask control register 5L	IMR5L	R/W	R/W	-	-
0xFFFFF10B	Interrupt mask control register 5H	IMR5H	R/W	R/W	-	-
0xFFFFF10C	Interrupt mask control register 6	IMR6	-	-	R/W	-

Table A-2 Other special function registers (2/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF10C	Interrupt mask control register 6L	IMR6L	R/W	R/W	-	-
0xFFFFF10D	Interrupt mask control register 6H	IMR6H	R/W	R/W	-	-
0xFFFFF10E	Interrupt mask control register 7	IMR7	-	-	R/W	-
0xFFFFF10E	Interrupt mask control register 7L	IMR7L	R/W	R/W	-	-
0xFFFFF110	Interrupt control register	LVILIC	R/W	R/W	-	-
0xFFFFF112	Interrupt control register	LVIHIC	R/W	R/W	-	-
0xFFFFF114	Interrupt control register	PIC0	R/W	R/W	-	-
0xFFFFF116	Interrupt control register	PIC1	R/W	R/W	-	-
0xFFFFF118	Interrupt control register	PIC2	R/W	R/W	-	-
0xFFFFF11A	Interrupt control register	PIC3	R/W	R/W	-	-
0xFFFFF11C	Interrupt control register	PIC4	R/W	R/W	-	-
0xFFFFF11E	Interrupt control register	PIC5	R/W	R/W	-	-
0xFFFFF120	Interrupt control register	PIC6	R/W	R/W	-	-
0xFFFFF122	Interrupt control register	PIC7	R/W	R/W	-	-
0xFFFFF12E	Interrupt control register	TAA0OVIC	R/W	R/W	-	-
0xFFFFF130	Interrupt control register	TAA0CCIC0	R/W	R/W	-	-
0xFFFFF132	Interrupt control register	TAA0CCIC1	R/W	R/W	-	-
0xFFFFF134	Interrupt control register	TAA1OVIC	R/W	R/W	-	-
0xFFFFF136	Interrupt control register	TAA1CCIC0	R/W	R/W	-	-
0xFFFFF138	Interrupt control register	TAA1CCIC1	R/W	R/W	-	-
0xFFFFF13A	Interrupt control register	TAA2OVIC	R/W	R/W	-	-
0xFFFFF13C	Interrupt control register	TAA2CCIC0	R/W	R/W	-	-
0xFFFFF13E	Interrupt control register	TAA2CCIC1	R/W	R/W	-	-
0xFFFFF140	Interrupt control register	TAA3OVIC	R/W	R/W	-	-
0xFFFFF142	Interrupt control register	TAA3CCIC0	R/W	R/W	-	-
0xFFFFF144	Interrupt control register	TAA3CCIC1	R/W	R/W	-	-
0xFFFFF146	Interrupt control register	TAA4OVIC	R/W	R/W	-	-
0xFFFFF148	Interrupt control register	TAA4CCIC0	R/W	R/W	-	-
0xFFFFF14A	Interrupt control register	TAA4CCIC1	R/W	R/W	-	-
0xFFFFF14C	Interrupt control register	TM0EQIC0	R/W	R/W	-	-
0xFFFFF14E	Interrupt control register	CB0RIC	R/W	R/W	-	-
0xFFFFF150	Interrupt control register	CB0TIC	R/W	R/W	-	-
0xFFFFF152	Interrupt control register	CB1RIC	R/W	R/W	-	-
0xFFFFF154	Interrupt control register	CB1TIC	R/W	R/W	-	-
0xFFFFF156	Interrupt control register	UD0SIC	R/W	R/W	-	-
0xFFFFF158	Interrupt control register	UD0RIC	R/W	R/W	-	-
0xFFFFF15A	Interrupt control register	UD0TIC	R/W	R/W	-	-
0xFFFFF15C	Interrupt control register	UD1SIC	R/W	R/W	-	-
0xFFFFF15E	Interrupt control register	UD1RIC	R/W	R/W	-	-
0xFFFFF160	Interrupt control register	UD1TIC	R/W	R/W	-	-
0xFFFFF162	Interrupt control register	IIC0IC	R/W	R/W	-	-

Table A-2 Other special function registers (3/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF164	Interrupt control register	ADIC	R/W	R/W	-	-
0xFFFFF166	Interrupt control register	C0ERRIC	R/W	R/W	-	-
0xFFFFF168	Interrupt control register	C0WUPIC	R/W	R/W	-	-
0xFFFFF16A	Interrupt control register	C0RECIC	R/W	R/W	-	-
0xFFFFF16C	Interrupt control register	C0TRXIC	R/W	R/W	-	-
0xFFFFF176	Interrupt control register	KRIC	R/W	R/W	-	-
0xFFFFF178	Interrupt control register	WTIIC	R/W	R/W	-	-
0xFFFFF17A	Interrupt control register	WTIC	R/W	R/W	-	-
0xFFFFF17E	Interrupt control register	FLIC	R/W	R/W	-	-
0xFFFFF180	Interrupt control register	PIC8	R/W	R/W	-	-
0xFFFFF182	Interrupt control register	PIC9	R/W	R/W	-	-
0xFFFFF184	Interrupt control register	PIC10	R/W	R/W	-	-
0xFFFFF190	Interrupt control register	UD2SIC	R/W	R/W	-	-
0xFFFFF192	Interrupt control register	UD2RIC	R/W	R/W	-	-
0xFFFFF194	Interrupt control register	UD2TIC	R/W	R/W	-	-
0xFFFFF1FA	In-service priority register	ISPR	R	R	-	-
0xFFFFF1FC	Command register	PRCMD	-	W	-	-
0xFFFFF1FE	Power save control register	PSC	R/W	R/W	-	-
0xFFFFF200	ADC0 mode register 0	ADA0M0	R/W	R/W	-	-
0xFFFFF201	ADC0 mode register 1	ADA0M1	R/W	R/W	-	-
0xFFFFF202	ADC0 channel specification register	ADA0S	R/W	R/W	-	-
0xFFFFF203	ADC0 mode register 2	ADA0M2	R/W	R/W	-	-
0xFFFFF204	ADC0 Power fail comparison mode register	ADA0PFM	R/W	R/W	-	-
0xFFFFF205	ADC0 Power fail comparison threshold value register	ADA0PFT	R/W	R/W	-	-
0xFFFFF20C	ADC0 conversion result register DD	ADA0CRDD	-	-	R	-
0xFFFFF20D	ADC0 conversion result register DDH	ADA0CRDDH	-	R	-	-
0xFFFFF20E	ADC0 conversion result register SS	ADA0CRSS	-	-	R	-
0xFFFFF20F	ADC0 conversion result register SSH	ADA0CRSSH	-	R	-	-
0xFFFFF210	ADC0 conversion result register 0	ADA0CR0	-	-	R	-
0xFFFFF211	ADC0 conversion result register 0H	ADA0CR0H	-	R	-	-
0xFFFFF212	ADC0 conversion result register 1	ADA0CR1	-	-	R	-
0xFFFFF213	ADC0 conversion result register 1H	ADA0CR1H	-	R	-	-
0xFFFFF214	ADC0 conversion result register 2	ADA0CR2	-	-	R	-
0xFFFFF215	ADC0 conversion result register 2H	ADA0CR2H	-	R	-	-
0xFFFFF216	ADC0 conversion result register 3	ADA0CR3	-	-	R	-
0xFFFFF217	ADC0 conversion result register 3H	ADA0CR3H	-	R	-	-
0xFFFFF218	ADC0 conversion result register 4	ADA0CR4	-	-	R	-
0xFFFFF219	ADC0 conversion result register 4H	ADA0CR4H	-	R	-	-
0xFFFFF21A	ADC0 conversion result register 5	ADA0CR5	-	-	R	-
0xFFFFF21B	ADC0 conversion result register 5H	ADA0CR5H	-	R	-	-
0xFFFFF21C	ADC0 conversion result register 6	ADA0CR6	-	-	R	-

Table A-2 Other special function registers (4/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF21D	ADC0 conversion result register 6H	ADA0CR6H	-	R	-	-
0xFFFFF21E	ADC0 conversion result register 7	ADA0CR7	-	-	R	-
0xFFFFF21F	ADC0 conversion result register 7H	ADA0CR7H	-	R	-	-
0xFFFFF220	ADC0 conversion result register 8	ADA0CR8	-	-	R	-
0xFFFFF221	ADC0 conversion result register 8H	ADA0CR8H	-	R	-	-
0xFFFFF222	ADC0 conversion result register 9	ADA0CR9	-	-	R	-
0xFFFFF223	ADC0 conversion result register 9H	ADA0CR9H	-	R	-	-
0xFFFFF224	ADC0 conversion result register 10	ADA0CR10	-	-	R	-
0xFFFFF225	ADC0 conversion result register 10H	ADA0CR10H	-	R	-	-
0xFFFFF226	ADC0 conversion result register 11	ADA0CR11	-	-	R	-
0xFFFFF227	ADC0 conversion result register 11H	ADA0CR11H	-	R	-	-
0xFFFFF228	ADC0 conversion result register 12	ADA0CR12	-	-	R	-
0xFFFFF229	ADC0 conversion result register 12H	ADA0CR12H	-	R	-	-
0xFFFFF22A	ADC0 conversion result register 13	ADA0CR13	-	-	R	-
0xFFFFF22B	ADC0 conversion result register 13H	ADA0CR13H	-	R	-	-
0xFFFFF22C	ADC0 conversion result register 14	ADA0CR14	-	-	R	-
0xFFFFF22D	ADC0 conversion result register 14H	ADA0CR14H	-	R	-	-
0xFFFFF22E	ADC0 conversion result register 15	ADA0CR15	-	-	R	-
0xFFFFF22F	ADC0 conversion result register 15H	ADA0CR15H	-	R	-	-
0xFFFFF300	Key return mode register	KRM	R/W	R/W	-	-
0xFFFFF308	Selector motion control register 0	SELCNT0	R/W	R/W	-	-
0xFFFFF30C	Selector motion control register 2	SELCNT2	R/W	R/W	-	-
0xFFFFF30E	Selector motion control register 3	SELCNT3	R/W	R/W	-	-
0xFFFFF318	Noise elimination control register	NFC	R/W	R/W	-	-
0xFFFFF340	OPS0 clock selection register	OCKS0	R/W	-	-	-
0xFFFFF400	Port 0	P0	R/W	R/W	-	-
0xFFFFF402	Port 1	P1	R/W	R/W	-	-
0xFFFFF406	Port 3	P3	-	-	R/W	-
0xFFFFF406	Port 3L	P3L	R/W	R/W	-	-
0xFFFFF407	Port 3H	P3H	R/W	R/W	-	-
0xFFFFF408	Port 4	P4	R/W	R/W	-	-
0xFFFFF40A	Port 5	P5	R/W	R/W	-	-
0xFFFFF40E	Port 7L	P7L	R/W	R/W	-	-
0xFFFFF40F	Port 7H	P7H	R/W	R/W	-	-
0xFFFFF412	Port 9	P9	-	-	R/W	-
0xFFFFF412	Port 9L	P9L	R/W	R/W	-	-
0xFFFFF413	Port 9H	P9H	R/W	R/W	-	-
0xFFFFF420	Port mode register 0	PM0	R/W	R/W	-	-
0xFFFFF422	Port mode register 1	PM1	R/W	R/W	-	-
0xFFFFF426	Port mode register 3	PM3	-	-	R/W	-
0xFFFFF426	Port mode register 3L	PM3L	R/W	R/W	-	-

Table A-2 Other special function registers (5/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF427	Port mode register3H	PM3H	R/W	R/W	-	-
0xFFFFF428	Port mode register4	PM4	R/W	R/W	-	-
0xFFFFF42A	Port mode register5	PM5	R/W	R/W	-	-
0xFFFFF42E	Port mode register7L	PM7L	R/W	R/W	-	-
0xFFFFF42F	Port mode register7H	PM7H	R/W	R/W	-	-
0xFFFFF432	Port mode register9	PM9	-	-	R/W	-
0xFFFFF432	Port mode register9L	PM9L	R/W	R/W	-	-
0xFFFFF433	Port mode register9H	PM9H	R/W	R/W	-	-
0xFFFFF440	Port mode control register0	PMC0	R/W	R/W	-	-
0xFFFFF442	Port mode control register1	PMC1	R/W	R/W	-	-
0xFFFFF446	Port mode control register3	PMC3	-	-	R/W	-
0xFFFFF446	Port mode control register3L	PMC3L	R/W	R/W	-	-
0xFFFFF447	Port mode control register3H	PMC3H	R/W	R/W	-	-
0xFFFFF448	Port mode control register4	PMC4	R/W	R/W	-	-
0xFFFFF44A	Port mode control register5	PMC5	R/W	R/W	-	-
0xFFFFF44C	Port mode control register6L	PMC6L	R/W	R/W	-	-
0xFFFFF44D	Port mode control register6H	PMC6H	R/W	R/W	-	-
0xFFFFF44E	Port mode control register7L	PMC7L	R/W	R/W	-	-
0xFFFFF44F	Port mode control register7H	PMC7H	R/W	R/W	-	-
0xFFFFF452	Port mode control register9	PMC9	-	-	R/W	-
0xFFFFF452	Port mode control register9L	PMC9L	R/W	R/W	-	-
0xFFFFF453	Port mode control register9H	PMC9H	R/W	R/W	-	-
0xFFFFF460	Port function control register0	PFC0	R/W	R/W	-	-
0xFFFFF466	Port function control register3L	PFC3L	R/W	R/W	-	-
0xFFFFF468	Port function control register4	PFC4	R/W	R/W	-	-
0xFFFFF46A	Port function control register5	PFC5	R/W	R/W	-	-
0xFFFFF472	Port function control register9	PFC9	-	-	R/W	-
0xFFFFF472	Port function control register9L	PFC9L	R/W	R/W	-	-
0xFFFFF473	Port function control register9H	PFC9H	R/W	R/W	-	-
0xFFFFF590	TAA0 control register 0	TAA0CTL0	R/W	R/W	-	-
0xFFFFF591	TAA0 control register 1	TAA0CTL1	R/W	R/W	-	-
0xFFFFF592	TAA0 I/O control register 0	TAA0IOC0	R/W	R/W	-	-
0xFFFFF593	TAA0 I/O control register 1	TAA0IOC1	R/W	R/W	-	-
0xFFFFF594	TAA0 I/O control register 2	TAA0IOC2	R/W	R/W	-	-
0xFFFFF595	TAA0 option register 0	TAA0OPT0	R/W	R/W	-	-
0xFFFFF596	TAA0 capture/compare register 0	TAA0CCR0	-	-	R/W	-
0xFFFFF598	TAA0 capture/compare register 1	TAA0CCR1	-	-	R/W	-
0xFFFFF59A	TAA0 counter read buffer register	TAA0CNT	-	-	R	-
0xFFFFF59C	TAA0 I/O control register 4	TAA0IOC4	R/W	R/W	-	-
0xFFFFF5A0	TAA1 control register 0	TAA1CTL0	R/W	R/W	-	-
0xFFFFF5A1	TAA1 control register 1	TAA1CTL1	R/W	R/W	-	-

Table A-2 Other special function registers (6/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF5A2	TAA1 I/O control register 0	TAA1IOC0	R/W	R/W	-	-
0xFFFFF5A3	TAA1 I/O control register 1	TAA1IOC1	R/W	R/W	-	-
0xFFFFF5A4	TAA1 I/O control register 2	TAA1IOC2	R/W	R/W	-	-
0xFFFFF5A5	TAA1 option register 0	TAA1OPT0	R/W	R/W	-	-
0xFFFFF5A6	TAA1 capture/compare register 0	TAA1CCR0	-	-	R/W	-
0xFFFFF5A8	TAA1 capture/compare register 1	TAA1CCR1	-	-	R/W	-
0xFFFFF5AA	TAA1 counter read buffer register	TAA1CNT	-	-	R	-
0xFFFFF5AC	TAA1 I/O control register 4	TAA1IOC4	R/W	R/W	-	-
0xFFFFF5AD	TAA1 option register 1	TAA1OPT1	R/W	R/W	-	-
0xFFFFF5B0	TAA2 control register 0	TAA2CTL0	R/W	R/W	-	-
0xFFFFF5B1	TAA2 control register 1	TAA2CTL1	R/W	R/W	-	-
0xFFFFF5B2	TAA2 I/O control register 0	TAA2IOC0	R/W	R/W	-	-
0xFFFFF5B3	TAA2 I/O control register 1	TAA2IOC1	R/W	R/W	-	-
0xFFFFF5B4	TAA2 I/O control register 2	TAA2IOC2	R/W	R/W	-	-
0xFFFFF5B5	TAA2 option register 0	TAA2OPT0	R/W	R/W	-	-
0xFFFFF5B6	TAA2 capture/compare register 0	TAA2CCR0	-	-	R/W	-
0xFFFFF5B8	TAA2 capture/compare register 1	TAA2CCR1	-	-	R/W	-
0xFFFFF5BA	TAA2 counter read buffer register	TAA2CNT	-	-	R	-
0xFFFFF5BC	TAA2 I/O control register 4	TAA2IOC4	R/W	R/W	-	-
0xFFFFF5C0	TAA3 control register 0	TAA3CTL0	R/W	R/W	-	-
0xFFFFF5C1	TAA3 control register 1	TAA3CTL1	R/W	R/W	-	-
0xFFFFF5C2	TAA3 I/O control register 0	TAA3IOC0	R/W	R/W	-	-
0xFFFFF5C3	TAA3 I/O control register 1	TAA3IOC1	R/W	R/W	-	-
0xFFFFF5C4	TAA3 I/O control register 2	TAA3IOC2	R/W	R/W	-	-
0xFFFFF5C5	TAA3 option register 0	TAA3OPT0	R/W	R/W	-	-
0xFFFFF5C6	TAA3 capture/compare register 0	TAA3CCR0	-	-	R/W	-
0xFFFFF5C8	TAA3 capture/compare register 1	TAA3CCR1	-	-	R/W	-
0xFFFFF5CA	TAA3 counter read buffer register	TAA3CNT	-	-	R	-
0xFFFFF5CC	TAA3 I/O control register 4	TAA3IOC4	R/W	R/W	-	-
0xFFFFF5CD	TAA3 option register 1	TAA3OPT1	R/W	R/W	-	-
0xFFFFF5D0	TAA4 control register 0	TAA4CTL0	R/W	R/W	-	-
0xFFFFF5D1	TAA4 control register 1	TAA4CTL1	R/W	R/W	-	-
0xFFFFF5D2	TAA4 I/O control register 0	TAA4IOC0	R/W	R/W	-	-
0xFFFFF5D3	TAA4 I/O control register 1	TAA4IOC1	R/W	R/W	-	-
0xFFFFF5D4	TAA4 I/O control register 2	TAA4IOC2	R/W	R/W	-	-
0xFFFFF5D5	TAA4 option register 0	TAA4OPT0	R/W	R/W	-	-
0xFFFFF5D6	TAA4 capture/compare register 0	TAA4CCR0	-	-	R/W	-
0xFFFFF5D8	TAA4 capture/compare register 1	TAA4CCR1	-	-	R/W	-
0xFFFFF5DA	TAA4 counter read buffer register	TAA4CNT	-	-	R	-
0xFFFFF5DC	TAA4 I/O control register 4	TAA4IOC4	R/W	R/W	-	-
0xFFFFF680	Watch Timer operation mode register	WTM	R/W	R/W	-	-

Table A-2 Other special function registers (7/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFF690	TMM0 timer control register0	TM0CTL0	R/W	R/W	-	-
0xFFFFF694	TMM0 compare register 0	TM0CMP0	-	-	R/W	-
0xFFFFF6C0	Oscillation stabilization time select register	OSTS	-	R/W	-	-
0xFFFFF6C1	PLL lockup time specification register	PLLS	-	R/W	-	-
0xFFFFF6C2	Oscillation stabilization timer status register	OSTC	R	R	-	-
0xFFFFF6D0	Watchdog Timer mode register 2	WDTM2	R/W	R/W	-	-
0xFFFFF6D1	Watchdog Timer enable register	WDTE	R/W	R/W	-	-
0xFFFFF700	Port 0 function control enhancing register	PFCE0	R/W	R/W	-	-
0xFFFFF706	Port 3 function control enhancing register L	PFCE3L	R/W	R/W	-	-
0xFFFFF708	Port 4 function control enhancing register	PFCE4	R/W	R/W	-	-
0xFFFFF70A	Port 5 function control enhancing register L	PFCE5	R/W	R/W	-	-
0xFFFFF712	Port 9 function control enhancing register	PFCE9	-	-	R/W	-
0xFFFFF712	Port 9 function control enhancing register L	PFCE9L	R/W	R/W	-	-
0xFFFFF713	Port 9 function control enhancing register H	PFCE9H	R/W	R/W	-	-
0xFFFFF802	System register	SYS	R/W	R/W	-	-
0xFFFFF80c	Internal oscillator mode register	RCM	R/W	R/W	-	-
0xFFFFF820	Power save mode register	PSMR	R/W	R/W	-	-
0xFFFFF824	Lock register	LOCKR	R	R	-	-
0xFFFFF828	Processor clock control register	PCC	R/W	R/W	-	-
0xFFFFF82C	PLL control register	PLLCTL	R/W	R/W	-	-
0xFFFFF82E	CPU operating clock status register	CCLS	R	R	-	-
0xFFFFF82F	Programmable clock mode register	PCLM	R/W	R/W	-	-
0xFFFFF860	System clock mode register	MCM	R/W	R/W	-	-
0xFFFFF870	Clock Monitor mode register	CLM	R/W	R/W	-	-
0xFFFFF888	Reset factor flag register	RESF	R/W	R/W	-	-
0xFFFFF890	Low voltage detection register	LVIM	R/W	R/W	-	-
0xFFFFF891	Low voltage detection level selection register	LVIS	-	R/W	-	-
0xFFFFF892	RAM data status register	RAMS	R/W	R/W	-	-
0xFFFFF8B0	BRG0 prescaler mode register	PRSM0	-	R/W	-	-
0xFFFFF8B1	BRG0 prescaler compare register	PRSCM0	-	R/W	-	-
0xFFFFF9FC	On-chip debug mode register	OCDM	R/W	R/W	-	-
0xFFFFF9FE	Peripheral emulation register 1	PEMU1	R/W	R/W	-	-
0xFFFFFA00	UARTD0 control register 0	UD0CTL0	R/W	R/W	-	-
0xFFFFFA01	UARTD0 control register 1	UD0CTL1	-	R/W	-	-
0xFFFFFA02	UARTD0 control register 2	UD0CTL2	-	R/W	-	-
0xFFFFFA03	UARTD0 option control register 0	UD0OPT0	R/W	R/W	-	-
0xFFFFFA04	UARTD0 status register	UD0STR	R/W	R/W	-	-
0xFFFFFA05	UARTD0 option control register 1	UD0OPT1	-	R/W	-	-
0xFFFFFA06	UARTD0 receive data register	UD0RX	-	R	-	-
0xFFFFFA07	UARTD0 transmit data register	UD0TX	-	R/W	-	-
0xFFFFFA10	UARTD1 control register 0	UD1CTL0	R/W	R/W	-	-

Table A-2 Other special function registers (8/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFFA11	UARTD1 control register 1	UD1CTL1	-	R/W	-	-
0xFFFFFA12	UARTD1 control register 2	UD1CTL2	-	R/W	-	-
0xFFFFFA13	UARTD1 option control register 0	UD1OPT0	R/W	R/W	-	-
0xFFFFFA14	UARTD1 status register	UD1STR	R/W	R/W	-	-
0xFFFFFA15	UARTD1 option control register 1	UD1OPT1	-	R/W	-	-
0xFFFFFA16	UARTD1 receive data register	UD1RX	-	R	-	-
0xFFFFFA17	UARTD1 transmit data register	UD1TX	-	R/W	-	-
0xFFFFFA20	UARTD2 control register 0	UD2CTL0	R/W	R/W	-	-
0xFFFFFA21	UARTD2 control register 1	UD2CTL1	-	R/W	-	-
0xFFFFFA22	UARTD2 control register 2	UD2CTL2	-	R/W	-	-
0xFFFFFA23	UARTD2 option control register 0	UD2OPT0	R/W	R/W	-	-
0xFFFFFA24	UARTD2 status register	UD2STR	R/W	R/W	-	-
0xFFFFFA25	UARTD2 option control register 1	UD2OPT1	-	R/W	-	-
0xFFFFFA26	UARTD2 receive data register	UD2RX	-	R	-	-
0xFFFFFA27	UARTD2 transmit data register	UD2TX	-	R/W	-	-
0xFFFFFC00	External interrupt falling edge specification register 0	INTF0	R/W	R/W	-	-
0xFFFFFC02	External interrupt falling edge specification register 1	INTF1	R/W	R/W	-	-
0xFFFFFC06	External interrupt falling edge specification register 3	INTF3	-	-	R/W	-
0xFFFFFC06	External interrupt falling edge specification register 3L	INTF3L	R/W	R/W	-	-
0xFFFFFC07	External interrupt falling edge specification register 3H	INTF3H	R/W	R/W	-	-
0xFFFFFC08	External interrupt falling edge specification register 4	INTF4	R/W	R/W	-	-
0xFFFFFC0C	External interrupt falling edge specification register 6	INTF6	-	-	R/W	-
0xFFFFFC0C	External interrupt falling edge specification register 6L	INTF6L	R/W	R/W	-	-
0xFFFFFC0D	External interrupt falling edge specification register 6H	INTF6H	R/W	R/W	-	-
0xFFFFFC10	External interrupt falling edge specification register 8	INTF8	R/W	R/W	-	-
0xFFFFFC13	External interrupt falling edge specification register 9H	INTF9H	R/W	R/W	-	-
0xFFFFFC20	External interrupt rising edge specification register 0	INTR0	R/W	R/W	-	-
0xFFFFFC22	External interrupt rising edge specification register 1	INTR1	R/W	R/W	-	-
0xFFFFFC26	External interrupt rising edge specification register 3	INTR3	-	-	R/W	-
0xFFFFFC26	External interrupt rising edge specification register 3L	INTR3L	R/W	R/W	-	-
0xFFFFFC27	External interrupt rising edge specification register 3H	INTR3H	R/W	R/W	-	-
0xFFFFFC28	External interrupt rising edge specification register 4	INTR4	R/W	R/W	-	-
0xFFFFFC2C	External interrupt rising edge specification register 6	INTR6	-	-	R/W	-
0xFFFFFC2C	External interrupt rising edge specification register 6L	INTR6L	R/W	R/W	-	-
0xFFFFFC2D	External interrupt rising edge specification register 6H	INTR6H	R/W	R/W	-	-
0xFFFFFC30	External interrupt rising edge specification register 8	INTR8	R/W	R/W	-	-
0xFFFFFC33	External interrupt rising edge specification register 9H	INTR9H	R/W	R/W	-	-
0xFFFFFC40	Pull-up resistor option register 0	PU0	R/W	R/W	-	-
0xFFFFFC42	Pull-up resistor option register 1	PU1	R/W	R/W	-	-
0xFFFFFC46	Pull-up resistor option register 3	PU3	-	-	R/W	-
0xFFFFFC46	Pull-up resistor option register 3L	PU3L	R/W	R/W	-	-

Table A-2 Other special function registers (9/9)

Address	Register name	Shortcut	1	8	16	32
0xFFFFFC47	Pull-up resistor option register 3H	PU3H	R/W	R/W	-	-
0xFFFFFC48	Pull-up resistor option register 4	PU4	R/W	R/W	-	-
0xFFFFFC4A	Pull-up resistor option register 5	PU5	R/W	R/W	-	-
0xFFFFFC4C	Pull-up resistor option register 6	PU6	-	-	R/W	-
0xFFFFFC52	Pull-up resistor option register 9	PU9	-	-	R/W	-
0xFFFFFC52	Pull-up resistor option register 9L	PU9L	R/W	R/W	-	-
0xFFFFFC53	Pull-up resistor option register 9H	PU9H	R/W	R/W	-	-
0xFFFFFC73	Port 9 function control register H	PF9H	R/W	R/W	-	-
0xFFFFFD00	CSIB0 control register 0	CB0CTL0	R/W	R/W	-	-
0xFFFFFD01	CSIB0 control register 1	CB0CTL1	R/W	R/W	-	-
0xFFFFFD02	CSIB0 control register 2	CB0CTL2	R/W	R/W	-	-
0xFFFFFD03	CSIB0 status register	CB0STR	R/W	R/W	-	-
0xFFFFFD04	CSIB0 receive data register	CB0RX	-	-	R	-
0xFFFFFD04	CSIB0 receive data register L	CB0RXL	-	R	-	-
0xFFFFFD06	CSIB0 transmit data register	CB0TX	-	-	R/W	-
0xFFFFFD06	CSIB0 transmit data register L	CB0TXL	-	R/W	-	-
0xFFFFFD10	CSIB1 control register 0	CB1CTL0	R/W	R/W	-	-
0xFFFFFD11	CSIB1 control register 1	CB1CTL1	R/W	R/W	-	-
0xFFFFFD12	CSIB1 control register 2	CB1CTL2	-	R/W	-	-
0xFFFFFD13	CSIB1 status register	CB1STR	R/W	R/W	-	-
0xFFFFFD14	CSIB1 receive data register	CB1RX	-	-	R	-
0xFFFFFD14	CSIB1 receive data register L	CB1RXL	-	R	-	-
0xFFFFFD16	CSIB1 transmit data register	CB1TX	-	-	R/W	-
0xFFFFFD16	CSIB1 transmit data register L	CB1TXL	-	R/W	-	-
0xFFFFFD80	IIC0 shift register	IIC0	-	R/W	-	-
0xFFFFFD82	IIC0 control register	IICC0	R/W	R/W	-	-
0xFFFFFD83	IIC0 slave address register	SVA0	-	R/W	-	-
0xFFFFFD84	IIC0 clock selection register	IICCL0	R/W	R/W	-	-
0xFFFFFD85	IIC0 function expansion register	IICX0	R/W	R/W	-	-
0xFFFFFD86	IIC0 state register	IICS0	R/W	R/W	-	-
0xFFFFFD8A	IIC0 flag register	IICF0	R/W	R/W	-	-

Appendix B Registers Access Times

This chapter provides formulas to calculate the access time to registers, which are accessed via the peripheral I/O areas.

All accesses to the peripheral I/O areas are passed over to the NPB bus via the VSB - NPB bus bridge BBR. Read and write access times to registers via the NPB depend on the register, the system clock VBCLK and the setting of the VSWC register.

The CPU operation during an access to a register via the NPB depends also on the kind of peripheral I/O area:

- Fixed peripheral I/O area
During a read or write access the CPU operation stops until the access via the NPB is completed.
- Programmable peripheral I/O area
During a read access the CPU operation stops until the read access via the NPB is completed.
During a write access the CPU operation continues operation, provided any preceded NPB access is already finished. If a preceded NPB access is still ongoing the CPU stops until this access is finished and the NPB is cleared.

The following formulas are given to calculate the access times T_a , when the CPU reads from or writes to special function registers via the NPB bus.

The access time depends

- on the CPU system clock frequency f_{VBCLK}
- on the setting of the internal peripheral function wait control register VSWC, which determines the address set up wait $SUWL = VSWC.SUWL$ and data wait $VSWL = VSWC.VSWL$ (refer to “VSWC - Internal peripheral function wait control register” on page 302 for the correct values for a certain CPU system clock VBCLK)
- for some registers on the clock frequency applied to the module

Note “ru[...]” in the formulas mean “round up” the calculated value of the term in squared brackets.

All formulas calculate the maximum access time.

CPU access For calculating the access times for CPU accesses 1 VBCLK period time $1/f_{VBCLK}$ has to be added to the results of the formulas.

B.1 Timer AA

Register TAAAnCCRm

Access R

Formula • if TAACTL0.TAAAnCE = 0:

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

• if TAACTL0.TAAAnCE = 1:

$$T_a = (SUWL + 2 \cdot VSWL + 5) \cdot \frac{1}{f_{VBCLK}}$$

Access W

Formula • if TAACTL0.TAAAnCE = 0:

$$T_a = SUWL + VSWL + 3 \cdot \frac{1}{f_{VBCLK}}$$

• if TAACTL0.TAAAnCE = 1:

– continuous write

$$T_a = \left\{ SUWL + VSWL + 3 + ru \left[\frac{5 \cdot f_{VBCLK}}{(2 + VSWL) \cdot f_{TAA}} + 1 \right] \cdot (2 + VSWL) \right\} \cdot \frac{1}{f_{VBCLK}}$$

– single write

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

Register TAAAnIOC4

Access R

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

Access W

Formula • if TAACTL0.TAAAnCE = 0:

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

• if TAACTL0.TAAAnCE = 1:

– continuous write

$$T_a = \left\{ SUWL + VSWL + 3 + ru \left[\frac{5 \cdot f_{VBCLK}}{(2 + VSWL) \cdot f_{TAA}} + 1 \right] \cdot (2 + VSWL) \right\} \cdot \frac{1}{f_{VBCLK}}$$

– single write

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

Register TAAAnCNT**Access** R**Formula** • if TAAAnCTL0.TAAAnCE = 0:

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

• if TAAAnCTL0.TAAAnCE = 1:

$$T_a = (SUWL + 2 \cdot VSWL + 5) \cdot \frac{1}{f_{VBCLK}}$$

Access W**Formula** $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$ **Register** all other**Access** R/W**Formula** $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$ **f_{TAA}** The TAAAn input clock can be selected from

- SELCNT2.SELCNT2n = 0: f_{TAA} = f_{XP1}
- SELCNT2.SELCNT2n = 1: f_{TAA} = f_{XP2}

B.2 Timer M

Register all**Access** R/W**Formula** $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.3 Watchdog Timer 2

Register WDTM2

Access W

Formula • if Watchdog Timer operating:

$$T_a = (SUWL + 4 \cdot VSWL + 9) \cdot \frac{1}{f_{VBCLK}}$$

• if Watchdog Timer stopped:

$$T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$$

Access R

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

Register all other

Access R/W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.4 A/D Converter

Register ADA0M0, ADA0CRm, ADA0CRmH, ADA0CRDD, ADA0CRDDH, ADA0CRDSS, ADA0CRSSH

Access R

Formula $T_a = \left\{ SUWL + VSWL + 3 + ru \left[\frac{2 \cdot f_{VBCLK}}{(2 + VSWL) \cdot f_{XP1}} + 1 \right] \cdot (2 + VSWL) \right\} \cdot \frac{1}{f_{VBCLK}}$

Access W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

Register all other

Access R/W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.5 I²C Bus

Register IICSn

Access R

Formula $T_a = (SUWL + 3 \cdot VSWL + 7) \cdot \frac{1}{f_{VBCLK}}$

Register all other

Access R/W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.6 Asynchronous Serial Interface (UARTD)

Register all

Access R/W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.7 Clocked Serial Interface (CSIB)

Register all

Access R/W

Formula $T_a = (SUWL + VSWL + 3) \cdot \frac{1}{f_{VBCLK}}$

B.8 CAN Controller

Register CnMDATA[7:0]m

Access R

$$\text{Formula} \quad T_a = \left\{ \text{SUWL} + \text{VSWL} + 3 + ru \left[\frac{4 \cdot \frac{f_{\text{VBCLK}}}{f_{\text{CAN}}} + 1}{(2 + \text{VSWL})} \right] \cdot (2 + \text{VSWL}) \right\} \cdot \frac{1}{f_{\text{VBCLK}}}$$

Access 8-bit Write

$$\text{Formula} \quad T_a = \left\{ \text{SUWL} + \text{VSWL} + 3 + ru \left[\frac{5 \cdot \frac{f_{\text{VBCLK}}}{f_{\text{CAN}}} + 1}{(2 + \text{VSWL})} \right] \cdot (2 + \text{VSWL}) \right\} \cdot \frac{1}{f_{\text{VBCLK}}}$$

Access 16-bit Write

$$\text{Formula} \quad T_a = \left\{ \text{SUWL} + \text{VSWL} + 3 + ru \left[\frac{3 \cdot \frac{f_{\text{VBCLK}}}{f_{\text{CAN}}} + 1}{(2 + \text{VSWL})} \right] \cdot (2 + \text{VSWL}) \right\} \cdot \frac{1}{f_{\text{VBCLK}}}$$

Register CnRGPT, CnTGPT, CnLIPT, CnLOPT

Access R

$$\text{Formula} \quad T_a = (\text{SUWL} + \text{VSWL} + 3) \cdot \frac{1}{f_{\text{VBCLK}}}$$

Access W

$$\text{Formula} \quad T_a = \left\{ \text{SUWL} + \text{VSWL} + 3 + ru \left[\frac{4 \cdot \frac{f_{\text{VBCLK}}}{f_{\text{CAN}}} + 1}{(2 + \text{VSWL})} \right] \cdot (2 + \text{VSWL}) \right\} \cdot \frac{1}{f_{\text{VBCLK}}}$$

Register all other

Access R/W

$$\text{Formula} \quad T_a = \left\{ \text{SUWL} + \text{VSWL} + 3 + ru \left[\frac{2 \cdot \frac{f_{\text{VBCLK}}}{f_{\text{CAN}}} + 1}{(2 + \text{VSWL})} \right] \cdot (2 + \text{VSWL}) \right\} \cdot \frac{1}{f_{\text{VBCLK}}}$$

f_{CAN} Refer to “Clock Generator” on page 159 for f_{CAN} selection control.

B.9 All other Registers

Register all

Access R/W

$$\text{Formula} \quad T_a = (\text{SUWL} + \text{VSWL} + 3) \cdot \frac{1}{f_{\text{VBCLK}}}$$

Revision History

Version	Date	Document number	Description
1.0	August 2007	U18743EE1V0UM00	Initial release
1.1	April 2008	U18743EE1V1UM00	Update
1.2	June 2008	U18743EE1V2UM00	Update

The following revision list shows all functional changes compared to the manual version U18743EE1V1UM00 (published in April 2008).

Chapter	Page	Description
7	265	Corrected number of writable bytes in flash memory.
9	295	Added chapter 'Bus Control Unit'
24	735	Added SSCG to Fx3-L vs Fx3 difference list

Index

A

- A/D Converter 663
 - Basic operation 680
 - Cautions 694
 - Configuration 665
 - Control registers 667
 - How to read A/D Converter characteristics table 696
 - Operation mode 683
 - Power-fail compare mode 688
 - Trigger mode 681
- ADAnCRDD 676
- ADAnCRDDH 676
- ADAnCRm 674
- ADAnCRmH 674
- ADAnCRSS 677
- ADAnCRSSH 677
- ADAnM0 667
- ADAnM1 669
- ADAnM2 671
- ADAnPFM 678
- ADAnPFT 679
- ADAnS 672
- ADC (A/D Converter) 663
- ADC channel specification register (ADAnS) 672
- ADC mode register 0 (ADAnM0) 667
- ADC mode register 1 (ADAnM1) 669
- ADC mode register 2 (ADAnM2) 671
- ADC Power-fail compare mode register (ADAnPFM) 678
- ADC Power-fail compare threshold value register (ADAnPFT) 679
- ADC result registers (ADAnCRm) 674
- ADC result registers H (ADAmCRmH) 674
- Address space
 - CPU 147
 - Data space 149
 - Images 148
 - Physical 147
 - Program space 149
- ADIC 237
- Analog filtered inputs 126
- Asynchronous Serial Interface
 - see UARTD
- AVREF A/D conversion diagnostic registers (ADAnCRDD) 676
- AVREF A/D conversion diagnostic registers (ADAnCRDDH) 676
- AVSS A/D conversion diagnostic registers

- (ADAnCRSS) 677

- AVSS A/D conversion diagnostic registers (ADAnCRSSH) 677

B

- Baud rate generator
 - UARTD 419
- BCU (Bus Control Unit) 295
- BCU registers 301
- Boundary operation conditions 299
- BPC 301
- Buffer diagrams 47
- Bus and memory control
 - Registers 301
- Bus control 295
- Bus properties 299
 - Bus access 299
 - Endian format 299

C

- C0ERRIC 237
- C0RECIC 237
- C0TRXIC 237
- C0WUPIC 237
- CALLT base pointer (CTBP) 145
- CAN (Controller area network) 527
- CAN Controller 527
 - Baud rate settings 629
 - Bit set/clear function 560
 - Configuration 530
 - Connection with target system 552
 - Control registers 562
 - Diagnosis functions 624
 - Functions 541
 - Initialization 598
 - Internal registers 553
 - Interrupt function 623
 - Message reception 602
 - Message transmission 610
 - Operation 637
 - Overview of functions 529
 - Power saving modes 618
 - Register access type 555
 - Register bit configuration 557
 - Special operational modes 624
 - Time stamp function 628
 - Transition from initialization mode to operation mode 600
- CAN protocol 531
- CANn global automatic block transmission control register (CnGMABT) 565

- CANn global automatic block transmission delay register (CnGMABTD) 567
- CANn global clock selection register (CnGMCS) 564
- CANn global control register (CnGMCTRL) 562
- CANn message configuration register m (CnMCONFm) 592
- CANn message control register m (CnMCTRLm) 595
- CANn message data byte register (CnMDATAxm) 589
- CANn message data length register m (CnMDLcm) 591
- CANn message ID register m (CnMIDLm, CnMIDHm) 594
- CANn module bit rate prescaler register (CnBRP) 580
- CANn module bit rate register (CnBTR) 581
- CANn module control register (CnCTRL) 570
- CANn module error counter register (CnERC) 576
- CANn module information register (CnINFO) 575
- CANn module interrupt enable register (CnIE) 577
- CANn module interrupt status register (CnINTS) 579
- CANn module last error information register (CnLEC) 574
- CANn module last in-pointer register (CnLIPT) 582
- CANn module last out-pointer register (CnLOPT) 584
- CANn module mask control register (CnMASKaL, CnMASKaH) 568
- CANn module receive history list register (CnRGPT) 583
- CANn module time stamp register (CnTS) 587
- CANn module transmit history list register (CnTGPT) 585
- CB0RIC 237
- CB0TIC 237
- CB1RIC 237
- CB1TIC 237
- CBnCTL0 430
- CBnCTL1 432
- CBnCTL2 433
- CBnRX 429
- CBnSTR 435
- CBnTX 429
- CCLS 168
- CLKOUT Function 215
- Clock Generator 159
- General registers 168
- Operation 191
- PLL related registers 178
- Registers 166
- Start conditions 165
- Clock Monitor 163
- Control registers 184
- Operation 217
- Clock operation control settings 191
- Clock signals summary 163
- Clocked Serial Interface
 - see CSIB
- Clocks
 - CPU 161
 - for peripherals 162
 - in power save modes 211
 - Special clocks 162
- CnBRP 580
- CnBTR 581
- CnCTRL 570
- CnERC 576
- CnGMABT 565
- CnGMABTD 567
- CnGMCS 564
- CnGMCTRL 562
- CnIE 577
- CnINFO 575
- CnINTS 579
- CnLEC 574
- CnLIPT 582
- CnLOPT 584
- CnMASKaH 568
- CnMASKaL 568
- CnMCONFm 592
- CnMCTRLm 595
- CnMDATAxm 589
- CnMDLcm 591
- CnMIDHm 594
- CnMIDLm 594
- CnRGPT 583
- CnTGPT 585
- CnTS 587
- Command register (PRCMD) 157
- CPU
 - Address space 147
 - Clocks 161
 - Memory 151
 - Operation modes 146
 - Register set 137
 - Write protected registers 155

CPU operation clock status register (CCLS) 168

CSIB

- Configuration 428
- Control registers 430
- Operation 436
- Operation flow 449
- Output pins 448

CSIB (Clocked Serial Interface) 427

CSIB transmit data register (CBnTX) 429

CSIBn control register 0 (CBnCTL0) 430

CSIBn control register 1 (CBnCTL1) 432

CSIBn control register 2 (CBnCTL2) 433

CSIBn receive data register (CBnRX) 429

CSIBn status register (CBnSTR) 435

CTBP 145

CTPC 140

CTPSW 143

D

Data address space

- Recommended use 154

Data space 149

DBPC 140

DBPSW 143

Debug function (on-chip) 723

- Code protection 289
- Restrictions and Cautions 734

Debug Trap 251

Differences Fx3-L to Fx3 735

Digital noise filter control register (NFC) 128

Digitally filtered inputs 127

E

ECCDIC 237

ECR 144

EIPC 140

EIPSW 143

Element pointer 138

Exception status flag (EP) 249

Exception trap 249

External interrupt falling edge specification register (INTFm) 244

External interrupt rising edge specification register (INTRm) 244

External reset 710

F

FEPC 140

FEPSW 143

Fixed peripheral I/O area 152, 296

Flash area 151

Flash memory 259

- Self-programming 277

Flash programmer

- Communication mode 267

- Pin connection 269

Flash programming

- Mode 146

FLIC 237

fPLLI 161

fPLLO 161

G

General purpose registers (r0 to r31) 138

Global pointer 138

H

HALT Mode 197

I

I²C bus 457

- Acknowledge signal 483

- Address match detection method 507

- Arbitration 509

- Bus Mode Functions 480

- Cautions 511

- Communication operations 512

- Configuration 458

- Control registers 462

- Definitions and control methods 481

- Error detection 507

- Extension code 508

- Interrupt request signal (INTIICn) generation timing and wait control 506

- Interrupt Request Signals (INTIICn) 488

- Interrupt request signals (INTIICn) 488

- Pin configuration 457

- Pin functions 480

- Stop condition 485

- Timing of data communication 519

- Transfer direction specification 483

- Wait signal 486

- Wakeup function 510

Idle pins

- Recommended connection 131

IDLE1 mode 199

IDLE2 mode 201

IIC clock select registers (IICCLn) 472

IIC control registers (IICCn) 463

IIC division clock select registers (OCKSn) 474

IIC flag registers (IICFn) 470

IIC function expansion registers (IICXn) 473

- IIC shift registers (IICn) 479
- IIC status registers (IICSn) 467
- IIC0IC 237
- IICCLn 472
- IICCN 463
- IICFn 470
- IICn 479
- IICSn 467
- IICXn 473
- Images in address space 148
- IMRn 240
- In-service priority register (ISPR) 242
- INTC (Interrupt Controller) 221
- Internal flash area 151
- Internal oscillator 160
- Internal oscillator mode register (RCM) 177
- Internal peripheral function wait control register (VSWC) 302
- Internal RAM area 151
- Internal RAM data status register (RAMS) 717
- Interrupt
 - Maskable 230
 - Non-maskable 224
 - Processing (multiple interrupts) 252
 - Response time 254
- Interrupt control registers 237
- Interrupt Controller 221
 - Debug trap 251
 - Edge detection configuration 244
 - Exception trap 249
 - Periods in which interrupts are not acknowledged 255
 - Software exception 247
- Interrupt mask registers IMRn 240
- Interrupt/exception source register (ECR) 144
- INTFm 244
- INTRm 244
- ISPR 242

K

- Key Interrupt Function 257
 - Cautions 258
 - Control register 258
- Key return mode register (KRM) 258
- KRIC 237
- KRM 258

L

- Link pointer 138
- LOCKR 178
- Low voltage detection level selection register

- (LVIS) 716
- Low voltage detection register (LVIM) 714
- Low Voltage Detector 713
 - Configuration 713
 - Operation 719
 - Registers 714
- LVIHIC 237
- LVILIC 237
- LVIM 714
- LVIS 716

M

- Main oscillator 160
- Main system clock mode register (MCM) 169
- Maskable interrupt control registers (xxICn) 237
- Maskable interrupt status flag (ID) 243
- Maskable interrupts 230
- MCM 169
- Memory
 - Areas 151
- Modified usage of TAAAnCTL0 during TAA operation. 314

N

- NFC 128
- Noise elimination
 - Pin input 126
- Non-maskable interrupts 224
- Normal operation mode 146
- N-Wire
 - Code protection 289
 - Connection to emulator 730
 - Controlling the interface 726
 - Emulator 723
 - Enabling methods 728
 - Security function 725

O

- OCDM 42, 726
- OCKSn 474
- On-chip debug mode register (OCDM) 42, 726
- Open drain configuration 46
- Operation modes
 - Flash programming mode 146
 - Normal operation mode 146
- Option Bytes 188
- Oscillation stabilization time select register (OSTS) 171
- Oscillation stabilization timer status register (OSTC) 170
- Oscillators

- Internal oscillator 160
- Main oscillator 160
- Sub oscillator 160
- OSTC 170
- OSTS 171
- P**
- Package pins assignment 132
- PC 140
- PC saving registers 140
- PCC 173
- PCLM 176
- PEMU1 718
- Peripheral area selection control register (BPC) 301
- Peripheral clocks 162
- Peripheral emulation register 1 (PEMU1) 718
- Peripheral I/O area 296
 - fixed 152, 296
 - programmable 153, 297
- PFCEn 41
- PFCn 40
- PFn 46
- Phase Locked Loop (PLL) 161
- Physical address space 147
- PIC0 237
- PIC1 237
- PIC10 237
- PIC2 237
- PIC3 237
- PIC4 237
- PIC5 237
- PIC6 237
- PIC7 237
- PIC8 237
- PIC9 237
- Pin functions 31
 - After reset/power save modes 130
 - List 104
 - Unused pins 131
- PLL 161
 - Control 215
- PLL control register (PLLCTL) 179
- PLL lock status register (LOCKR) 178
- PLL lockup time specification register (PLLS) 180
- PLLCTL 179
- PLLS 180
- PMCn 38
- PMn 39
- Pn 43
- POC (Power-On Clear) 708
- Port function control expansion register (PFCEn) 41
- Port function control register (PFCn) 40
- Port function register (PFn) 46
- Port groups 32
 - Configuration 51
 - Configuration registers 36
 - List 100
- Port mode control register (PMCn) 38
- Port mode register (PMn) 39
- Port pull-up resistor option register (PUn) 45
- Port register (Pn) 43
- Power save control register (PSC) 181
- Power save mode control register (PSMR) 182
- Power save modes
 - Activation 213
 - Description 196
 - Overview 164
- Power Supply Scheme 701
 - Description 702
 - Voltage regulators 703
- Power-on Clear
 - Reset 708
- PPA (programmable peripheral I/O area) 297
- PRCMD 157
- PRDSELH - Product selection code register high 288
- Prescaler3 216
- Prescaler3 compare register (PRSCM0) 183
- Prescaler3 control registers 183
- Prescaler3 mode register (PRSM0) 183
- Processor clock control register (PCC) 173
- Program counter (PC) 140
- Program space 149
- Program status word (PSW) 141
- Programmable clock mode register (PCLM) 176
- Programmable peripheral I/O area 153, 297
- PRSCM0 183
- PRSM0 183
- PSC 181
- PSMR 182
- PSW 141
- PSW saving registers 143
- PUn 45
- R**
- RAM area 151
- RAMS 717
- RCM 177
- regID (system register number) 139

Reset 705
 At power-on 708
 By clock monitor 711
 By Watchdog Timer 711
 External reset 710
 Hardware status after reset 706
 Register status after reset 707
 Registers 712
Reset source flag register (RESSTAT) 712
RESSTAT 712

S

Saturated operation instructions 142
SELCNT0 185, 312
SELCNT2 186
SELCNT3 187, 313
SELCNTx 185, 312
Selector control register 0 312
Selector control register 0 (SELCNT0) 185
Selector control register 2 (SELCNT2) 186
Selector control register 3 313
Selector control register 3 (SELCNT3) 187
Selector control registers (SELCNTx) 185, 312
SFR (special function register) 737
Slave address registers (SVAn) 479
Software exception 247
Special clocks 162
Special function registers (list) 737
Stack pointer 138
Stand-by control 163
 Registers 181
STOP mode 204
Sub IDLE mode 208
Sub oscillator 160
Subclock mode 207
SVAn 479
SYS 157
System register (SYS) 157
System register set 139

T

TAA capture/compare register 0
 (TAAAnCCR0) 309
TAA capture/compare register 1
 (TAAAnCCR1) 310
TAA control register 0 (TAAAnCTL0) 314
TAA counter read buffer register (TAAAnCNT) 311
TAA dedicated I/O control register 0
 (TAAAnIOC0) 318
TAA dedicated I/O control register 1
 (TAAAnIOC1) 319

TAA I/O control register 2 (TAAAnIOC2) 321
TAA I/O control register 4 (TAAAnIOC4) 323
TAA option register 0 (TAAAnOPT0) 324
TAA option register 1 (TAAAnOPT1) 325
TAA timer control register 1 (TAAAnCTL1) 316
TAA0CCIC0 237
TAA0CCIC1 237
TAA0OVIC 237
TAA1CCIC0 237
TAA1CCIC1 237
TAA1OVIC 237
TAA2CCIC0 237
TAA2CCIC1 237
TAA2OVIC 237
TAA3CCIC0 237
TAA3CCIC1 237
TAA3OVIC 237
TAA4CCIC0 237
TAA4CCIC1 237
TAA4OVIC 237
TAAAnCCR0 309
TAAAnCCR1 310
TAAAnCNT 311
TAAAnCTL0 314
TAAAnCTL1 316
TAAAnIOC0 318
TAAAnIOC1 319
TAAAnIOC2 321
TAAAnIOC4 323
TAAAnOPT0 324
TAAAnOPT1 325
Text pointer 138
Timer M 371
 Configuration 371
 Operation 374
 Registers 372
Timer M0 compare register 0 (TM0CMP0) 372
Timer M0 control register 0 (TM0CTL0) 373
TM0CMP0 372
TM0CTL0 373
TM0EQIC0 237

U

UARTD
 Cautions 426
 Dedicated baud rate generator 419
 Interrupt request signals 403
 Operation 404
UARTDn control register 0 (UDnCTL0) 395
UARTDn control register 1 (UDnCTL1) 420

UARTDn control register 2 (UDnCTL2) 421
UARTDn option control register 0
 (UDnOPT0) 397
UARTDn option control register 1
 (UDnOPT1) 399
UARTDn receive data register (UDnRX) 402
UARTDn receive shift register 393
UARTDn status register (UDnSTR) 400
UARTDn transmit data register (UDnTX) 402
UARTDn transmit shift register 394
UD0RIC 237
UD0SIC 237
UD0TIC 237
UD1RIC 237
UD1SIC 237
UD1TIC 237
UD2RIC 237
UD2SIC 237
UD2TIC 237
UDnCTL0 395
UDnCTL1 420
UDnCTL2 421
UDnOPT0 397
UDnOPT1 399
UDnRX 402
UDnSTR 400
UDnTX 402

V

VSWC 302

W

Watch Dog Timer Clock 215
Watch Timer Functions
 Configuration 380
 Control Registers 381
 Operation 382
Watch Timer Functions 379
Watch timer operation mode register (WTM) 381
Watchdog Timer 2 385
 Configuration 386
 Control Registers 387
Watchdog timer 2 mode register (WDTM2) 387
Watchdog timer enable register (WDTE) 389
WDTE 389
WDTM2 387
Write protected registers 155
WTIC 237
WTIIC 237
WTM 381

Z

Zero register 138

