

## 96-Bit AC-PDP DRIVER

The  $\mu$ PD16335 is a high-voltage CMOS driver designed for flat display panels such as PDPs, VFDs and ELs. It consists of a 96-bit bi-directional shift register, 96-bit latch and high-voltage CMOS driver. The logic block is designed to operate using a 5-V power supply enabling direct connection to a gate array or a microcontroller. In addition, the  $\mu$ PD16335 achieves low power dissipation by employing CMOS structure while having a high withstand voltage output (80 V, +50/-75 mA).

## FEATURES


- Selectable by IBS pin; three 32-bit bi-directional shift register circuits configuration or six 16-bit bi-directional shift register circuits configuration
- Data control with transfer clock (external) and latch
- High-speed data transfer ( $f_{\max.} = 25$  MHz min. at data fetch)  
( $f_{\max.} = 16$  MHz min. at cascade connection)
- High withstand output voltage (80 V, +50/-75 mA<sub>MAX.</sub>)
- 5 V CMOS input interface
- High withstand voltage CMOS structure
- Capable of reversing all driver outputs by  $\overline{PC}$  pin

## ORDERING INFORMATION


Part Number	Package
$\mu$ PD16335	COB <sup>Note</sup>

**Note** Please consult with an NEC sales representative about COB.

BLOCK DIAGRAM (IBS = H, 3-BIT INPUT, 32-BIT LENGTH SHIFT REGISTER)



BLOCK DIAGRAM (IBS = L, 6-BIT INPUT, 16-BIT LENGTH SHIFT REGISTER)



**PIN DESCRIPTION**

Symbol	Pin Name	Description
$\overline{PC}$	Polarity change input	$\overline{PC} = L$ : All driver output invert
BLK	Blank input	BLK = H: All output = H or L
LE	Latch enable input	Data latch by rising edge of this signal.
OE	Output enable	Make output high impedance by input H
A <sub>1</sub> to A <sub>3 (6)</sub>	RIGHT data input/output <sup>Note</sup>	When $R/\overline{L} = H$ (values in parentheses are for 6-bit input) A <sub>1</sub> to A <sub>3 (6)</sub> : Input B <sub>1</sub> to B <sub>3 (6)</sub> : Output
B <sub>1</sub> to B <sub>3 (6)</sub>	LEFT data input/output <sup>Note</sup>	When $R/\overline{L} = L$ (values in parentheses are for 6-bit input) A <sub>1</sub> to A <sub>3 (6)</sub> : Output B <sub>1</sub> to B <sub>3 (6)</sub> : Input
$\overline{CLK}$	Clock input	Shift executed on fall
$R/\overline{L}$	Shift control input	Right shift mode when $R/L = H$ SR <sub>1</sub> : A <sub>1</sub> → S <sub>1</sub> ... S <sub>94</sub> → B <sub>1</sub> (Same direction for SR <sub>2</sub> to SR <sub>6</sub> ) Left shift mode when $R/L = L$ SR <sub>1</sub> : B <sub>1</sub> → S <sub>94</sub> ... S <sub>1</sub> → A <sub>1</sub> (Same direction for SR <sub>2</sub> to SR <sub>6</sub> )
IBS	Input mode switch	H: 32-bit length shift register, 3-bit input L: 16-bit length shift register, 6-bit input
O <sub>1</sub> to O <sub>96</sub>	High withstand voltage output	80 V, +50/-75 mA <sub>MAX.</sub>
V <sub>DD1</sub>	Power supply for logic block	5 V ±10%
V <sub>DD2</sub>	Power supply for driver block	10 to 70 V
V <sub>SS1</sub>	Logic GND	Connect to system GND
V <sub>SS2</sub>	Driver GND	Connect to system GND

**Note** When input mode is 3-bit, set unused input and output pins “L” level.

**TRUTH TABLE 1 (Shift Register Block)**

Input		Output		Shift Register
$R/\overline{L}$	$\overline{CLK}$	A	B	
H	↓	Input	Output <sup>Note 1</sup>	Right shift execution
H	H or L		Output	Hold
L	↓	Output <sup>Note 2</sup>	Input	Left shift execution
L	H or L	Output		Hold

**Notes 1.** The data of S<sub>91</sub> to S<sub>93</sub> (S<sub>85</sub> to S<sub>90</sub>) shifts to S<sub>94</sub> to S<sub>96</sub> (S<sub>91</sub> to S<sub>96</sub>) and is output from B<sub>1</sub> to B<sub>3</sub> (B<sub>1</sub> to B<sub>6</sub>) at the falling edge of the clock, respectively. (Values in parentheses are for 6-bit input)

**2.** The data of S<sub>4</sub> to S<sub>6</sub> (S<sub>7</sub> to S<sub>12</sub>) shifts to S<sub>1</sub> to S<sub>3</sub> (S<sub>1</sub> to S<sub>6</sub>) and is output from A<sub>1</sub> to A<sub>3</sub> (A<sub>1</sub> to A<sub>6</sub>) at the falling edge of the clock, respectively (Values in parentheses are for 6-bit input)

**TRUTH TABLE 2 (Latch Block)**

LE	Output State of Latch Block ( $\overline{L}_n$ )
↑	Latch S <sub>n</sub> data
H or L	Hold latch data


**TRUTH TABLE 3 (Driver Block)**

$\overline{L}_n$	BLK	$\overline{PC}$	OE	Output State of Driver Block
X	H	H	L	H (All driver outputs: H)
X	H	L	L	L (All driver outputs: L)
X	L	H	L	Output latch data ( $\overline{L}_n$ )
X	L	L	L	Output inverted latch data ( $\overline{\overline{L}_n}$ )
X	X	X	H	Set output impedance high

X: H or L, H: High level, L: Low level


**TIMING CHART (WHEN IBS = "H": 3-BIT INPUT, RIGHT SHIFT)**

Values in parentheses in the following chart are when R/L = L.



**TIMING CHART (WHEN IBS = "L": 6-BIT INPUT, RIGHT SHIFT)**

Values in parentheses in the following chart are when  $R/\bar{L} = L$ .



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Ratings	Unit
Logic Block Supply Voltage	V <sub>DD1</sub>	-0.5 to +7.0	V
Driver Block Supply Voltage	V <sub>DD2</sub>	-0.5 to +80	V
Logic Block Input Voltage	V <sub>I</sub>	-0.5 to V <sub>DD1</sub> +0.5	V
Driver Block Output Current	I <sub>O2</sub>	+50/-75	mA
Junction Temperature	T <sub>J</sub>	±125	°C
Storage Temperature	T <sub>stg.</sub>	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = -40 to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Block Supply Voltage	V <sub>DD1</sub>	4.5	5.0	5.5	V
Driver Block Supply Voltage	V <sub>DD2</sub>	10		70	V
High-Level Input Voltage	V <sub>IH</sub>	0.7 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-Level Input Voltage	V <sub>IL</sub>	0		0.2 V <sub>DD1</sub>	V
Driver Output Current	I <sub>OH2</sub>			-60	mA
	I <sub>OL2</sub>			+40	mA

**Caution** In order to prevent latch-up breakage, be sure to enter the power to V<sub>DD1</sub>, logic signal and V<sub>DD2</sub> in that order, and turn off the power in the reverse order, keep this order also during a transition period.

**ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = 25°C, V<sub>DD1</sub> = 5.0 V, V<sub>DD2</sub> = 70 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-Level Output Voltage	V <sub>OH1</sub>	Logic, I <sub>OH1</sub> = -1.0 mA	0.9 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-Level Output Voltage	V <sub>OL1</sub>	Logic, I <sub>OL1</sub> = 1.0 mA	0		0.1 V <sub>DD1</sub>	V
High-Level Output Voltage	V <sub>OH21</sub>	O <sub>1</sub> to O <sub>96</sub> , I <sub>OH2</sub> = -1.3 mA	69			V
	V <sub>OH22</sub>	O <sub>1</sub> to O <sub>96</sub> , I <sub>OH2</sub> = -13 mA	65			V
Low-Level Output Voltage	V <sub>OL21</sub>	O <sub>1</sub> to O <sub>96</sub> , I <sub>OL2</sub> = 5 mA			1.0	V
	V <sub>OL22</sub>	O <sub>1</sub> to O <sub>96</sub> , I <sub>OL2</sub> = 40 mA			10	V
Input Leakage Current	I <sub>IL</sub>	V <sub>I</sub> = V <sub>DD1</sub> or V <sub>SS1</sub>			±1.0	μA
High-Level Input Voltage	V <sub>IH</sub>		0.7 V <sub>DD1</sub>			V
Low-Level Input Voltage	V <sub>IL</sub>				0.2 V <sub>DD1</sub>	V
Static Current Dissipation	I <sub>DD1</sub>	Logic, T <sub>A</sub> = -40 to +85°			100	μA
	I <sub>DD1</sub>	Logic, T <sub>A</sub> = 25°C			10	μA
	I <sub>DD2</sub>	Driver, T <sub>A</sub> = -40 to +85°			1000	μA
	I <sub>DD2</sub>	Driver, T <sub>A</sub> = 25°C			100	μA


**SWITCHING CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 5.0\text{ V}$ ,  $V_{DD2} = 130\text{ V}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ , logic  $C_L = 15\text{ pF}$ , driver  $C_L = 50\text{ pF}$ ,  $t_r = t_f = 6.0\text{ ns}$ )




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transmission Delay Time	$t_{PHL1}$	$\overline{\text{CLK}} \downarrow \rightarrow \text{A/B}$			55	ns
	$t_{PLH1}$				55	ns
	$t_{PHL2}$	$\overline{\text{CLK}} \uparrow (\text{LE} = \text{H}) \rightarrow \text{O}_1 \text{ to } \text{O}_{96}$			180	ns
	$t_{PLH2}$				180	ns
	$t_{PHL3}$	$\text{BLK} \rightarrow \text{O}_1 \text{ to } \text{O}_{96}$			165	ns
	$t_{PLH3}$				165	ns
	$t_{PHL4}$	$\overline{\text{PC}} \rightarrow \text{O}_1 \text{ to } \text{O}_{96}$			160	ns
	$t_{PLH4}$				160	ns
	$t_{PHZ}$	$\text{OE} \rightarrow \text{O}_1 \text{ to } \text{O}_{96}$			300	ns
	$t_{PZH}$	$\text{RL} = 10\text{ k}\Omega$			180	ns
	$t_{PLZ}$				300	ns
	$t_{PZL}$				180	ns
Rise Time	$t_{TLH}$	$\text{O}_1 \text{ to } \text{O}_{96}$			120	ns
	$t_{TLZ}$	$\text{RL} = 10\text{ k}\Omega$			3	μs
	$t_{TZH}$	$\text{O}_1 \text{ to } \text{O}_{96}$			120	ns
Fall Time	$t_{THL}$	$\text{O}_1 \text{ to } \text{O}_{96}$			150	ns
	$t_{THZ}$	$\text{RL} = 10\text{ k}\Omega$			3	μs
	$t_{TZL}$	$\text{O}_1 \text{ to } \text{O}_{96}$			150	ns
Maximum Clock Frequency	$f_{\text{max}}$	When data is read, duty 50%	25			MHz
		cascade connection, Duty 50%	16			MHz
Input Capacitance	$C_i$				15	pF

**TIMING REQUIREMENT** ( $T_A = -40 \text{ to } +85^\circ\text{C}$ ,  $V_{DD1} = 4.5 \text{ to } 5.5\text{ V}$ ,  $V_{SS1, 2} = 0\text{ V}$ ,  $t_r = t_f = 6.0\text{ ns}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	$PW_{\overline{\text{CLK}}}$		20			ns
Latch Enable Pulse Width	$PW_{\text{LE}}$		20			ns
Blank Pulse Width	$PW_{\text{BLK}}$		200			ns
$\overline{\text{PC}}$ Pulse Width	$PW_{\overline{\text{PC}}}$		200			ns
OE Pulse Width	$PW_{\text{OE}}$	$\text{RL} = 10\text{ k}\Omega$	3.3			μs
Data Setup Time	$t_{\text{setup}}$		7			ns
Data Hold Time	$t_{\text{hold}}$		10			ns
Latch Enable Time 1	$t_{\text{LE1}}$		20			ns
Latch Enable Time 2	$t_{\text{LE2}}$		20			ns

SWITCHING CHARACTERISTICS WAVEFORM





[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.