











**ULN2003B** 

SLRS064B - JUNE 2014 - REVISED AUGUST 2016

# **ULN2003B High-Voltage, High-Current Darlington Transistor Array**

#### **Features**

- Greater Than 4x Reduction in Output Leakage (I<sub>CEX</sub>) over ULN2003A
- 500-mA Rated Collector Current (Single Output)
- High-Voltage Outputs 50 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- Relay-Driver Applications

## **Applications**

- **Relay Drivers**
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

#### 3 Description

The ULN2003B device is a high-voltage, high-current Darlington transistor array. This device consists of seven NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 mA. The Darlington pairs can be paralleled for higher current capability.


The ULN2003B has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or CMOS devices.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
ULN2003BN	PDIP (16)	19.30 mm × 6.35 mm			
ULN2003BD	SOIC (16)	9.90 mm × 3.91 mm			
ULN2003BPW	TSSOP (16)	5.00 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	10
2	Applications 1		8.3 Feature Description	10
3	Description 1		8.4 Device Functional Modes	1
4	Revision History2	9	Application and Implementation	11
5	Pin Configuration and Functions3		9.1 Application Information	1
6	Specifications4		9.2 Typical Application	1
•	6.1 Absolute Maximum Ratings 4	10	Power Supply Recommendations	13
	6.2 ESD Ratings	11	Layout	13
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.4 Thermal Information		11.2 Layout Example	13
	6.5 Electrical Characteristics, T <sub>A</sub> = 25°C5	12	Device and Documentation Support	14
	6.6 Electrical Characteristics, T <sub>A</sub> = -40°C to +105°C 5		12.1 Receiving Notification of Documentation Updates	14
	6.7 Switching Characteristics, T <sub>A</sub> = 25°C 5		12.2 Community Resources	14
	6.8 Switching Characteristics, T <sub>A</sub> = -40°C to +105°C 5		12.3 Trademarks	14
	6.9 Typical Characteristics 6		12.4 Electrostatic Discharge Caution	14
7	Parameter Measurement Information9		12.5 Glossary	14
8	Detailed Description 10	13	Mechanical, Packaging, and Orderable	_
	8.1 Overview 10		Information	14

# 4 Revision History

C	nanges from Revision A (September 2014) to Revision B	Page
•	Deleted Hammer Drivers from Applications	,
•	Updated Pin Functions table	
•	Deleted Package Themal Information from Absolute Maximum Ratings	
•	Moved Storage temperature, T <sub>stg</sub> to Absolute Maximum Ratings	
•		
•	Updated Thermal Information table	4
•	Moved Operating free-air temperature, T <sub>A</sub> to Recommended Operating Conditions	
•	Deleted Output Current vs Input Current graph from Typical Characteristics section	(
•	Added h <sub>FE</sub> vs l <sub>OUT</sub> to Typical Characteristics section	
•	Deleted Thermal Information graphs section and updated Typical Characteristics section with new thermal graphs	
	Figure 6 through Figure 14	
•	Added Receiving Notification of Documentation Updates section and Community Resources section	14


CI	nanges from Original (June 2014) to Revision A	Page	3
•	Initial release of full version.		1
•	Added Pin Functions table	3	3
•	Added Thermal Information table.	4	4

Submit Documentation Feedback

Product Folder Links: ULN2003B



# 5 Pin Configuration and Functions



**Pin Functions** 

Not to scale

	PIN	I/O <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
1B	1				
2B	2				
3B	3				
4B	4	I	Channel 1 through 7 darlington base input		
5B	5				
6B	6				
7B	7				
1C	16				
2C	15				
3C	14				
4C	13	0	Channel 1 through 7 darlington collector output		
5C	12				
6C	11				
7C	10				
СОМ	9	_	Common cathode node for flyback diodes (required for inductive loads)		
Е	8	_	Common Emmitter shared by all channels (typically tied to ground)		

(1) I = Input, O = Output



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

at 25°C free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
$V_{CC}$	Collector-emitter voltage		50	V
	Clamp diode reverse voltage <sup>(2)</sup>		50	V
VI	Input voltage <sup>(2)</sup>		30	V
	Peak collector current <sup>(3)(4)</sup>		500	mA
I <sub>OK</sub>	Output clamp current		500	mA
	Total emitter-terminal current		-2.5	Α
T <sub>J</sub>	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

The package thermal impedance is calculated in accordance with JESD 51-7.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Flootrootatia diaaharaa	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		V
V <sub>(ESD)</sub> Electrostatic disc	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	500	V 

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	0	50	V
T <sub>A</sub>	Operating free-air temperature	-40	105	°C
$T_J$	Junction Temperature	-40	125	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>					
		PW (TSSOP)	D (SOIC)	N (PDIP)	UNIT
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.5	81.2	49.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.3	40	36.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	50.9	38.6	29.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.1	10.5	20.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.3	38.3	29.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

 $<sup>\</sup>label{eq:max_sum} \text{Maximum power dissipation is a function of } T_J(\text{max}), \theta_{JA}, \text{ and } T_A. \text{ The maximum allowable power dissipation at any allowable ambient}$ temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics, $T_A = 25$ °C

PARAMETER		TEST FIGURE	TEST CONDITIONS		MIN	TYP	MAX	UNIT
				I <sub>C</sub> = 200 mA			2.4	
$V_{I(on)}$	On-state input voltage	Figure 19	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.7	V
				$I_C = 300 \text{ mA}$			3	
			$I_I = 250 \mu A$ ,	$I_C = 100 \text{ mA}$		0.9	1.1	
V <sub>CE(sat)</sub>	V <sub>CE(sat)</sub> Collector-emitter saturation voltage	Figure 18	$I_{I} = 350 \ \mu A$ ,	$I_C = 200 \text{ mA}$		1	1.3	V
			$I_I = 500 \mu A$ ,	I <sub>C</sub> = 350 mA		1.2	1.6	
I <sub>CEX</sub>	Collector cutoff current	Figure 15	$V_{CE} = 50 \text{ V},$	$I_I = 0$			10	μΑ
V <sub>F</sub>	Clamp forward voltage	Figure 21	$I_F = 350 \text{ mA}$			1.7	2	V
I <sub>I(off)</sub>	Off-state input current	Figure 16	$V_{CE} = 50 \text{ V},$	$I_C = 500 \mu A$	50	65		μΑ
I	Input current	Figure 17	$V_{I} = 3.85 \text{ V}$			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	Figure 20	V <sub>R</sub> = 50 V				50	μΑ
C <sub>i</sub>	Input capacitance		$V_I = 0$ ,	f = 1 MHz		15	25	pF

# 6.6 Electrical Characteristics, $T_A = -40$ °C to +105°C

	PARAMETER	TEST FIGURE	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
				$I_C = 200 \text{ mA}$			2.7	
$V_{I(on)}$	On-state input voltage	Figure 19	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.9	V
				$I_C = 300 \text{ mA}$			3	
			$I_I = 250 \mu A$ ,	$I_C = 100 \text{ mA}$		0.9	1.2	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	Figure 18	$I_I = 350 \ \mu A$ ,	$I_C = 200 \text{ mA}$		1	1.4	V
			$I_I = 500 \mu A$ ,	$I_C = 350 \text{ mA}$		1.2	1.7	
I <sub>CEX</sub>	Collector cutoff current	Figure 15	$V_{CE} = 50 \text{ V},$	$I_I = 0$			20	μΑ
V <sub>F</sub>	Clamp forward voltage	Figure 21	I <sub>F</sub> = 350 mA			1.7	2.2	V
I <sub>I(off)</sub>	Off-state input current	Figure 16	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	30	65		μΑ
I	Input current	Figure 17	V <sub>I</sub> = 3.85 V			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	Figure 20	V <sub>R</sub> = 50 V				100	μΑ
C <sub>i</sub>	Input capacitance		$V_I = 0$ ,	f = 1 MHz		15	25	pF

# 6.7 Switching Characteristics, $T_A = 25$ °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			0.25	1	μS
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			0.25	1	μS
$V_{OH}$	High-level output voltage after switching	$V_S = 50 \text{ V},  I_O \approx 300 \text{ mA}$	V <sub>S</sub> - 20			mV

# 6.8 Switching Characteristics, $T_A = -40$ °C to +105°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			1	10	μS
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			1	10	μS
V <sub>OH</sub>	High-level output voltage after switching	$V_S = 50 \text{ V}, \qquad I_O \approx 300 \text{ mA}$	V <sub>S</sub> -50			mV


# TEXAS INSTRUMENTS

# 6.9 Typical Characteristics






#### **Typical Characteristics (continued)**



Copyright © 2014-2016, Texas Instruments Incorporated



## **Typical Characteristics (continued)**






Figure 14. N Package Maximum Collector Current vs Duty Cycle



## 7 Parameter Measurement Information




Figure 15.  $I_{CEX}$  Test Circuit




Figure 17. I<sub>I</sub> Test Circuit




Figure 19. V<sub>I(on)</sub> Test Circuit




Figure 16.  $I_{l(off)}$  Test Circuit




Figure 18.  $h_{fe}$  ,  $V_{CE(sat)}$  Test Circuit




Figure 20. I<sub>R</sub> Test Circuit




Figure 21. V<sub>F</sub> Test Circuit

#### 8 Detailed Description


#### 8.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2003B comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2003B has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2003B offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (–40°C to +105°C).

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

All resistor values shown are nominal.

Figure 22. Schematic (Each Driver)

#### 8.3 Feature Description

Each channel of ULN2003B consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain. This beta can be high at certain currents see Figure 5.

The GPIO voltage is converted to base current through the 2.7-k $\Omega$  resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2-k $\Omega$  and 3-k $\Omega$  resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.



#### 8.4 Device Functional Modes

#### 8.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2003B is able to drive inductive loads and suppress the kick-back voltage through the internal free wheeling diodes.

#### 8.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for ULN2003B to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.

## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

ULN2003B will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2003B, driving inductive loads. This includes motors, solenoids and relays. Figure 23 is a typical block diagram representation of this application.

#### 9.2 Typical Application




Figure 23. ULN2003B as Inductive Load Driver



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER (1)	EXAMPLE VALUE
GPIO Voltage	3.3 V or 5 V
Coil Supply Voltage	12 V to 48 V
Number of Channels	7
Output Current (R <sub>COIL</sub> )	20 mA to 300 mA per channel (See Figure 5)
Duty Cycle	See Figure 6 to Figure 14

<sup>(1)</sup> These test conditions can not be run simultaneously.

#### 9.2.2 Detailed Design Procedure

When using ULN2003B in a coil driving application, determine the following:

- Input Voltage Range
- Temperature Range
- · Output and Drive Current
- Power Dissipation

#### 9.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance and output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).

$$I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$$
(1)

#### 9.2.2.2 Output Low Voltage

The output low voltage ( $V_{OL}$ ) is the same thing as  $V_{CE(SAT)}$  and can be determined by, Figure 1, Figure 2, or Figure 4.

#### 9.2.2.3 Power Dissipation and Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 6 or Figure 7.

For a more accurate determination of number of coils possible, use Equation 2 to calculate ULN2003B on-chip power dissipation  $P_D$ :

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

where

- N is the number of channels active together.
- V<sub>OLi</sub> is the OUT<sub>i</sub> pin voltage for the load current I<sub>Li</sub>. This is the same as V<sub>CE(SAT)</sub>

In order to guarantee reliability of ULN2003B and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ( $PD_{(MAX)}$ ) dictated by Equation 3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix}_{\theta_{JA}}$$

where

- T<sub>J(MAX)</sub> is the target maximum junction temperature.
- T<sub>A</sub> is the operating ambient temperature.
- $\theta_{JA}$  is the package junction to ambient thermal resistance.

(3)


(2)



TI recommends to limit ULN2003B IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

#### 9.2.3 Application Curves

The following curves were generated with ULN2003B driving an OMRON G5NB relay -  $V_{in}$  = 5.0V;  $V_{sup}$ = 12 V and  $R_{COIL}$ = 2.8  $k\Omega$ 



## 10 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

#### 11 Layout

#### 11.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive UNL2003B. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

#### 11.2 Layout Example




Figure 26. Package Layout



#### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ULN2003BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	ULN2003B	Samples
ULN2003BN	ACTIVE	PDIP	N	16	25	RoHS & Non-Green	SN	N / A for Pkg Type	-40 to 105	ULN2003BN	Samples
ULN2003BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	UN2003B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2003BDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 30-Dec-2020



\*All dimensions are nominal

7 till dillitoriolorio di o mominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2003BDR	SOIC	D	16	2500	364.0	364.0	27.0
ULN2003BDR	SOIC	D	16	2500	853.0	449.0	35.0
ULN2003BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
ULN2003BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated