


### DATASHEET

# UJ4C075023L8S



Part Number	Package	Marking
UJ4C075023L8S	MO-229	UJ4C075023



## Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TOLL, 750 V, 23 mohm

Rev. D, January 2025

### Description

The UJ4C075023L8S is a 750V, 23mΩ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TOLL (MO-229) package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### Features

- On-resistance  $R_{DS(on)}$ : 23m $\Omega$  (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 122nC
- Low body diode V<sub>FSD</sub>: 1.23V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- TOLL package for faster switching, clean gate waveforms

### **Typical applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		750	V
Gate-source voltage	V <sub>GS</sub>	DC	-20 to +20	V
Gate-source voltage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	64	А
	Ι <sub>D</sub>	T <sub>C</sub> = 100°C	46	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	196	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3A	67	mJ
SiC FET dv/dt ruggedness	dv/dt	V <sub>DS</sub> [ 500V	150	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	278	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow soldering temperature	T <sub>solder</sub>	reflow MSL 1	260	°C

1. Limited by  $T_{J,max}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Onits
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.42	0.54	°C/W

# Q0000



## Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## Typical Performance - Static

Parameter	Cumhal	Test Conditions				
	Symbol	Test Conditions	Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	750			V
		V <sub>DS</sub> =750V,		2	20	
Tatal ducin la clusica accument		V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		2	30	
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =750V,		4.5		μΑ
		V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		15		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C,			±20	μΑ
		V <sub>GS</sub> =-20V / +20V		6		
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A,		00	00	
		TJ=25°C		23	29	
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A,		00		mΩ
Drain-source on-resistance	R <sub>DS(on)</sub>	T_=125°C		39		
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A,		50		
		т <sub>ј</sub> =175°С		50		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol		Min	Тур	Max	Onits
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> = 25°C			64	А
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> = 25°C			196	А
		$V_{GS}$ =0V, I <sub>S</sub> =20A,		1.23	1.39	
Forward voltage	V <sub>FSD</sub>	T_=25°C		1.23	1.37	V
Forward voltage	♥ FSD	V <sub>GS</sub> =0V, I <sub>S</sub> =20A,	1.45			v
		т <sub>ј</sub> =175°С				
Davience na concerne also na c	Q <sub>rr</sub>	V <sub>DS</sub> =400V, I <sub>S</sub> =40A,		400		
Reverse recovery charge		$V_{GS}$ =0V, $R_{G}$ =50 $\Omega$	122			nC
	t <sub>rr</sub>	di/dt=1200A/µs,	26.4			
Reverse recovery time		T_=25°C				ns
Reverse recovery charge	0	V <sub>DS</sub> =400V, I <sub>S</sub> =40A,		400		
	Q <sub>rr</sub>	$V_{GS}$ =0V, $R_{G}$ =50 $\Omega$ di/		132		nC
Reverse recovery time	t <sub>rr</sub>	dt=1200A/µs,				
		т <sub>л</sub> =150°С		27.2		ns
				1		





### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units	
Parameter	Symbol		Min	Тур	Max	Units	
Input capacitance	C <sub>iss</sub>	– V <sub>DS</sub> =400V, V <sub>GS</sub> =0V –		1400			
Output capacitance	C <sub>oss</sub>	f=100kHz		93		рF	
Reverse transfer capacitance	C <sub>rss</sub>			2.5			
Effective output capacitance, energy	C	$V_{DS}$ =0V to 400V,		116		pF	
related	C <sub>oss(er)</sub>	V <sub>GS</sub> =0V		110		pr	
Effective output capacitance, time	C	V <sub>DS</sub> =0V to 400V,		232		"Г	
related	C <sub>oss(tr)</sub>	V <sub>GS</sub> =0V		232		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		9.3		μJ	
Total gate charge	$Q_{G}$	V <sub>DS</sub> =400V, I <sub>D</sub> =40A,		37.8			
Gate-drain charge	$Q_{GD}$	$-V_{GS} = 0V \text{ to } 15V$		8		nC	
Gate-source charge	$Q_{GS}$			11.8			
Turn-on delay time	t <sub>d(on)</sub>	Notes 4,		11			
Rise time	t <sub>r</sub>	$\begin{tabular}{ c c c c } \hline V_{DS}=400V, I_{D}=40A, Gate \\ \hline Driver=0V to +15V, \\ \hline Turn-on R_{G,EXT}=1\Omega, \\ \hline Turn-off R_{G,EXT}=50\Omega, \\ \hline \end{tabular}$		25		ns	
Turn-off delay time	t <sub>d(off)</sub>			136		- 115	
Fall time	t <sub>f</sub>			13			
Turn-on energy	E <sub>ON</sub>	inductive Load, FWD:		244			
Turn-off energy	E <sub>OFF</sub>	same device with $V_{GS} = 0V$ and $R_G = 50\Omega$ ,		122		μJ	
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =25°C		366			
Turn-on delay time	t <sub>d(on)</sub>	Notes 4,		11			
Rise time	t <sub>r</sub>	$V_{DS}$ =400V, $I_D$ =40A, Gate		26		ns	
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V, Turn-on $R_{G,EXT}=1\Omega$ , Turn-off $R_{G,EXT}=50\Omega$ , inductive Load, FWD: same device with $V_{GS} = 0V$		131		115	
Fall time	t <sub>f</sub>			14			
Turn-on energy	E <sub>ON</sub>			262			
Turn-off energy	E <sub>OFF</sub>	and $R_{\rm G} = 50\Omega$ ,		135		μJ	
Total switching energy	<b>E</b> <sub>TOTAL</sub>	T <sub>J</sub> =150°C		397			

4. Measured with the switching test circuit in Figure 23.





## Typical Performance - Dynamic (continued)

Parameter	Symbol	Complete Test Conditions	Value			1.1
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t <sub>d(on)</sub>			12		
Rise time	t <sub>r</sub>	<ul> <li>Notes 5 and 6,</li> <li>V<sub>DS</sub>=400V, I<sub>D</sub>=40A, Gate</li> </ul>		30		
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		36		ns
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT}=1\Omega$ ,		10		
Turn-on energy including R <sub>s</sub> energy	E <sub>ON</sub>	Turn-off $R_{G,EXT}$ =5Ω, inductive Load, FWD:		268		
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>	same device with $V_{GS} = 0V$		68		
Total switching energy	E <sub>TOTAL</sub>	and $R_G = 5\Omega$ , RC snubber:		336		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	R <sub>s</sub> =10Ω and C <sub>s</sub> =200pF, T <sub>J</sub> =25°C		3		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			5.9		
Turn-on delay time	t <sub>d(on)</sub>			12		
Rise time	t <sub>r</sub>	Notes 5 and 6, V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		30		ns
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		36		115
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT}=1\Omega$ ,		10		
Turn-on energy including R <sub>s</sub> energy	E <sub>ON</sub>	Turn-off $R_{G,EXT}=5\Omega$ , inductive Load, FWD: same device with $V_{GS} = 0V$		269		
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>			66		
Total switching energy	E <sub>TOTAL</sub>	and $R_G = 5\Omega$ , RC snubber:		335		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	$R_s=10\Omega$ and $C_s=200pF$ , $T_j=150^{\circ}C$		2.9		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			5.7		1

5. Measured with the switching test circuit in Figure 24.

6. In this table, the switching energies (turn-on energy, turn-off energy and total energy) presented include the device RC snubber energy losses.

### **Typical Performance Diagrams**





Figure 1. Typical output characteristics at  $T_J = -55^{\circ}C$ , tp < 250 $\mu$ s



Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Figure 2. Typical output characteristics at  $T_J = 25^{\circ}$ C, tp < 250 $\mu$ s




Figure 3. Typical output characteristics at T\_J = 175°C, tp < 250 $\mu$ s






Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V





Spice Models

Contact

Learn

Buy Online 0

FET-Jet Calculator

Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V




Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_D$  = 10mA

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V





Figure 8. Typical gate charge at  $I_D = 40A$ 

	FET-Jet Calculator	P	Buy Online	ŝ	Spice Models		Contact Sales		Learn More
--	-----------------------	---	---------------	---	-----------------	--	------------------	--	---------------






Figure 9. 3rd quadrant characteristics at  $T_{J} = -55^{\circ}C$ 

Figure 10. 3rd quadrant characteristics at  $T_J = 25^{\circ}C$ 




Figure 11. 3rd quadrant characteristics at  $T_J = 175^{\circ}C$ 




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V





Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V



Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating




Figure 15. Total power dissipation









Figure 16. Maximum transient thermal impedance











Spice

Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. Clamped inductive switching energies vs.  $R_{G,EXT}$  at  $V_{DS}$  = 400V,  $I_D$  =40A, and  $T_J$  = 25°C

# QOULO




Figure 21. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V,  $I_D$  =40A and  $T_J$  = 25°C





Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_{BS}$  = 2.5 $\Omega$ ,  $C_{BS}$ =100nF) is used to reduce the power loop high frequency oscillations.



Spice

Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Figure 22. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 400V and  $I_D$  = 40A





Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_s$ =10 $\Omega$ ,  $C_s$  = 200pF) and a bus RC snubber ( $R_{BS}$  = 2.5 $\Omega$ ,  $C_{BS}$ =100nF).





#### Package Outlines



TO-LL						
SYMBOL		Value				
5111202	Min	Nom	Max			
Α	2.15	2.30	2.45			
A1		1.80 REF				
b	0.70	0.80	0.90			
b1	9.65	9.80	9.95			
b3	1.10	1.20	1.30			
c	0.40	0.50	0.60			
D	10.18	10.38	10.58			
D1	10.98	11.08	11.18			
D2	3.15	3.30	3.45			
D4	4.40	4.55	4.70			
E	9.70	9.90	10.10			
E1	7.95	8.10	8.25			
E2	0.60	0.70	0.80			
е		1.20 BSC				
н	11.48	11.68	11.88			
H1	6.80	6.95	7.10			
i		0.10 REF				
j1		0.46 REF				
j2		0.20 REF				
K		2.80 REF				
L	1.40	1.90	2.10			
L1	0.50	0.70	0.90			
L2	0.48	0.60	0.72			
L3	0.30	0.70	0.80			
Q		6.80 REF				
R	3.00	3.10	3.20			
θ		10°				

### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see https://www.qorvo.com/design-hub.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at https://www.qorvo.com/design-hub.







#### Important notice


The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.




#### PACKAGE OUTLINE










С




<u>Detail A</u>

- Note: 1. All dimensions in millimeters
  - 2. Dimensions does not include Burrs and Mold Flashes

	TO-LL						
SYMBOL	Value						
	Min	Max					
A	2.15	2.45					
Al	1.80	REF					
b	0.65	0.90					
bl	9.65	9.95					
b3	1.10	1.30					
С	0.40	0.60					
D	10.18	10.58					
DI	10.88	11.28					
D2	3.15	3.45					
D4	4.40	4.70					
E	9.70	10.10					
E1	7.95	8.25					
E2	0.60	0.80					
е	1.20 BSC						
Н	11.48	11.88					
H1	6.80	7.10					
i	0.10	REF					
j1	0.46	REF					
j2	0.20	REF					
K	2.80	REF					
L	1.40	2.10					
L1	0.50	0.90					
L2	0.48	0.72					
L3	0.30	0.80					
Q	6.80	REF					
R	3.00	3.20					




PART MARKING






#### PACKING TYPE

#### Carrier Tape



<u>Reel</u>



All dimensions in millimeters Quantity per Reel: 2000 units



TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page <b>4</b> of <b>4</b>
DS_TOLL	Rev B

#### DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

#### **REVISION HISTORY**

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
А	10/13/2023	Initial Production Release	Glenn Galang
В	01/31/2024	Corrected device orientation inside carrier tape pocket (Page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>