














Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-4L, 750 V, 23 mohm

Rev. C, January 2025

J4C075023K4S

DATASHEET



1 2 34	G(4) KS(3) S(2)
1 2 34	KS (3)

Description

The UJ4C075023K4S is a 750V, $23m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 23mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 105nC
- Low body diode V_{FSD}: 1.23V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- TO-247-4L package for faster switching, clean gate waveforms

Part Number	Package	Marking		
UJ4C075023K4S	TO-247-4L	UJ4C075023K4S		







Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Cata aguraga valtaga	\/	DC	-20 to +20	V
Gate-source voltage	V_{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	66	Α
Continuous drain current	I _D	T _C = 100°C	49	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	196	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3A	67	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	150	V/ns
Power dissipation	P _{tot}	T _C = 25°C	306	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Darameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.38	0.49	°C/W

Rev. C, January 2025













Electrical Characteristics ($T_J = +25^{\circ}C$ unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
	Symbol		Min	Тур	Max	Offics
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
Total drain leakage current		V _{DS} =750V, V _{GS} =0V, T _J =25°C		2	30	- μΑ
	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		15		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μΑ
		V_{GS} =12V, I_{D} =40A, T_{J} =25°C		23	29	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =40A, T _J =125°C		39		mΩ
		V_{GS} =12V, I_{D} =40A, T_{J} =175°C		50		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Зуппон	rest Conditions	Min	Тур	Max	UTILS
Diode continuous forward current ¹	I _S	T _C = 25°C			66	Α
Diode pulse current ²	$I_{S,pulse}$	T _C = 25°C			196	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =20A, T _J =25°C		1.23	1.39	V
		V _{GS} =0V, I _S =20A, T _J =175°C		1.45		
Reverse recovery charge	Q_{rr}	V_R =400V, I_S =40A, V_{GS} =0V, R_{G_EXT} =5 Ω		105		nC
Reverse recovery time	t _{rr}	di/dt=3100A/μs, Τ _J =25°C		12		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =40A, V_{GS} =0V, R_{G_EXT} =5 Ω		112		nC
Reverse recovery time	t _{rr}	di/dt=3100A/μs, T _J =150°C		13		ns















Dame with it	Completed.	Test Care Pitters	Value			l lmit-	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C _{iss}	V _{DS} =400V, V _{GS} =0V – f=100kHz		1400			
Output capacitance	C_{oss}			93		pF	
Reverse transfer capacitance	C_{rss}	1-100KHZ		2.5			
Effective output capacitance, energy related	$C_{oss(er)}$	V_{DS} =0V to 400V, V_{GS} =0V		116		pF	
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 400V, V_{GS} =0V		232		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		9.3		μЈ	
Total gate charge	Q_{G}	V_{DS} =400V, I_{D} =40A, V_{GS} = 0V to 15V		37.8			
Gate-drain charge	Q_{GD}			8		nC	
Gate-source charge	Q_{GS}			11.8			
Turn-on delay time	$t_{d(on)}$	Notes 4 and 5, V_{DS} =400V, I_{D} =40A, Gate Driver =0V to +15V, Turn-on $R_{G,EXT}$ =1 Ω , Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD:		16			
Rise time	t_r			27		- ns	
Turn-off delay time	t _{d(off)}			28			
Fall time	t _f			8			
Turn-on energy including R _S energy	E _{ON}			237		μ	
Turn-off energy including R _S energy	E _{OFF}	same device with $V_{GS} = 0V$		50			
Total switching energy	E _{TOTAL}	and $R_G = 5\Omega$, RC snubber:		287			
Snubber R _S energy during turn-on	E _{RS_ON}	R_S =10 Ω and C_S =200pF, T_I =25°C		4.9			
Snubber R _S energy during turn-off	E _{RS_OFF}			17			
Turn-on delay time	t _{d(on)}			19			
Rise time	t _r	Notes 4 and 5, V _{DS} =400V, I _D =40A, Gate		24			
Turn-off delay time	t _{d(off)}	V_{DS} =400 V, I_D =40A, Gate Driver =0V to +15V,		29		– ns	
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		10			
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT} = 5\Omega$,		288			
Turn-off energy including R _S energy	E _{OFF}	inductive Load, FWD: same \square device with $V_{GS} = 0V$ and		60			
Total switching energy	E _{TOTAL}	$R_G = 5\Omega$, RC snubber:		348		μJ	
Snubber R _S energy during turn-on	E _{RS_ON}	$R_S=10\Omega$ and $C_S=200$ pF, $T_I=150$ °C		4			
Snubber R _S energy during turn-off	E _{RS_OFF}			18		-	

^{4.} Measured with the switching test circuit in Figure 35.

^{5.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.













Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Зуппон	Test Conditions	Min	Тур	Max	Offics
Turn-on delay time	t _{d(on)}	Note 6, V _{DS} =400V, I _D =40A, Gate		17		
Rise time	t _r			25		ns
Turn-off delay time	$t_{d(off)}$	Driver = 0V to +15V,		22		115
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		7		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT} = 5\Omega$, inductive Load, FWD:		167		
Turn-off energy including R _S energy	E _{OFF}	UJ3D06520TS, RC		40		
Total switching energy	E _{TOTAL}	snubber: R_S =10 Ω and C_S =200pF,		207		μЈ
Snubber R_S energy during turn-on	E _{RS_ON}	С _S -200рг, Т _J =25°С		4.3		
Snubber R _S energy during turn-off	E _{RS_OFF}			26		
Turn-on delay time	t _{d(on)}	Note 6, V _{DS} =400V, I _D =40A, Gate		17		
Rise time	t _r			22		ns
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		23		115
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		8		
Turn-on energy including R_{S} energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD:		183		
Turn-off energy including R_S energy	E _{OFF}	$\begin{array}{c c} \text{Inductive Load, I VVD.} \\ \hline UJ3D06520TS, RC \\ \text{snubber: } R_S=10\Omega \text{ and} \\ \hline C_S=200pF, \\ \hline T_J=150^{\circ}C \\ \hline \end{array}$		58		
Total switching energy	E _{TOTAL}			241		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			4		
Snubber R _S energy during turn-off	E _{RS_OFF}			22		

^{6.} Measured with the switching test circuit in Figure 35.















Typical Performance Diagrams



120 100 Drain Current, I_D (A) 80 60 Vgs = 15V Vgs = 8V 40 Vgs = 7V- Vgs = 6.5V 20 Vgs = 6V 0 1 2 3 5 10 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at $V_{GS} = 12V$

















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, V_{GS} (V)

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V



Gate-Source Voltage, V_{GS} (V) Vds = 400V **-** Vds = 500V -5 -10 Gate Charge, Q_G (nC)

Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 40A


















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















80 70 60 40 40 40 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C

















50 $V_{GS} = 0V/15V, R_{GON} = 1\Omega,$ R_{G_OFF} =5 Ω , Device RC snubber: C_s =200pF, R_s = 10 Ω , FWD: same 40 Snubber R_s Energy (µJ) device with $V_{GS} = 0V$, $R_G = 5\Omega$ 30 20 Rs_Etot - Rs_Eon Rs_Eoff 10 0 10 20 30 40 50 60 70 0 Drain Current, ID (A)

Figure 21. RC snubber energy loss vs. drain current at $V_{DS} = 400V$ and $T_J = 25^{\circ}C$

Figure 22. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C



25 $V_{GS} = 0V/15V$, Device RC snubber: $C_s = 200 pF$, $R_s = 10 \Omega$, 20 FWD: same device with $V_{GS} = 0V$ Snubber R_S Energy (µJ) 15 Rs_Eon - Rs_Eoff 10 5 0 20 40 60 80 0 100 External R_G , $R_{G_EXT}(\Omega)$

Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 40A, and T_J = 25°C

Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 40A, and T_I = 25°C

















80 $V_{GS} = 0V/15V, R_{GON} = 1\Omega, R_{GOFF} = 5\Omega,$ Device RC snubber: $R_S = 10\Omega$, FWD: same device with $V_{GS} = 0V$, $R_G = 5\Omega$ Snubber R_S Energy (µJ) 60 Rs_Etot Rs_Eon 40 Rs_Eoff 20 0 0 200 400 600 800 Snubber Capacitance, C_S (pF)

Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 40A, and T_1 = 25°C

Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 40A, and T_J = 25°C






Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_{D} = 40A

Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_D = 40A
















Figure 29. Clamped inductive switching energy vs. drain current at $V_{DS} = 400V$ and $T_J = 25^{\circ}C$




Figure 30. Clamped inductive switching energy vs. drain current at $V_{DS} = 500V$ and $T_J = 25^{\circ}C$




Figure 31. RC snubber energy losses vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 32. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C

















500 $V_{GS} = 0V/15V, R_{G ON} = 1\Omega, R_{G OFF} = 5\Omega,$ Device RC snubber: $C_s = 200 pF$, $R_s = 10 \Omega$, FWD: UJ3D06520TS 400 Switching Energy (µJ) 300 200 Etot Eon Eoff 100 0 0 25 75 100 125 150 Junction Temperature, T₁ (°C)

Figure 33. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_{D} = 40A

Figure 34. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_D = 40A






Figure 35. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5 Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.

Figure 36. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5 Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.


UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

Datasheet: UJ4C075023K4S Rev. C, January 2025



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS


PACKAGE OUTLINE



DIM	INCHES		MILLIMETERS		
	MIN	MAX	MIN	MAX	
Α	0.185	0.209	4.7	5.31	
A1	0.087	0.102	2.21	2.59	
A2	0.059	0.098	1.5	2.49	
b	0.039	0.055	0.99	1.4	
b2	0.065	0.094	1.65	2.39	
С	0.015	0.035	0.38	0.89	
D	0.819	0.845	20.8	21.46	
D1	0.515	-	13.08	-	
D2	0.02	0.053	0.51	1.35	
E	0.61	0.64	15.49	16.26	
е	0.100 BSC		2.54 BSC		
e1	0.19	0.21	4.83	5.33	
E1	0.53	-	13.46 -		
E2	0.14	0.16	3.56	4.06	
L	0.78	0.8	19.81	20.32	
L1	-	0.177		4.5	
ФР	0.14	0.144	3.56	3.66	
ФР1	0.278	0.291	7.06	7.39	
Q	0.212	0.244	5.38	6.2	
S	0.243 BSC		6.17 BSC		



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE: 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales