## Bimos II 8-BIT SERIAL-INPUT, LATCHED DRIVERS

THRU T.52 13.90



Dwg. No. PP-026

these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The three devices in this series each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. Except for maximum driver output voltage ratings, the UCN5821A, UCN5822A, and UCN5823A are identical.

A merged combination of bipolar and MOS technology gives

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

### FEATURES

- 3.3 MHz Minimum Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic & Latches
- High-Voltage Current-Sink Outputs
- 16-Pin Dual In-Line Plastic Package

ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage, V <sub>OUT</sub>
(UCN5821A)
(UCN5822A)
(UCN5823A) 100 V
Logic Supply Voltage, Vpp 15 V
Input Voltage Range,
V <sub>IN</sub>
Continuous Output Current,
I <sub>оит</sub> <b>500 mA</b>
Package Power Dissipation,
P <sub>D</sub>
Operating Temperature Range,
T <sub>A</sub>
Storage Temperature Range,
T <sub>s</sub> <b>-55°C to +150°C</b>
*Derate at the rate of 16.7 mW/°C above $T_A = +25^{\circ}C$
Caution: CMOS devices have input static protection

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. Always order by complete part number:

Part Number	Max. V <sub>OUT</sub>
UCN5821A	50 V
UCN5822A	80 V
UCN5823A	100 V

### 5821 THRU 5823 BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS







#### Dwg. No. EP-010-4

#### **TYPICAL OUTPUT DRIVER**



Number of Outputs ON (I <sub>OUT</sub> = 200 mA	Max. Allowable Duty Cycle at Ambient Temperature of							
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C			
8	90%	79%	72%	65%	57%			
7	100%	90%	82%	74%	65%			
6	100%	100%	96%	86%	76%			
5	100%	100%	100%	100%	91%			
4	100%	100%	100%	100%	100%			
3	100%	100%	100%	100%	100%			
2	100%	100%	100%	100%	100%			
1	100%	100%	100%	100%	100%			

### 5821 THRU 5823 BIMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS

# ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{DD} = 5$ V, (unless otherwise specified).

		Applicable		Limits			
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Units	
Output Leakage Current	I <sub>CEX</sub>	UCN5821A	V <sub>OUT</sub> = 50 V	_	50	μA	
			$V_{OUT} = 50 \text{ V}, \text{ T}_{A} = +70^{\circ}\text{C}$		100	μA	
		UCN5822A	V <sub>OUT</sub> = 80 V	_	50	μA	
			V <sub>OUT</sub> = 80 V, T <sub>A</sub> = +70°C	-	100	μA	
		UCN5823A	V <sub>OUT</sub> = 100 V	—	50	μA	
			V <sub>OUT</sub> = 100 V, T <sub>A</sub> = +70°C		100	μ <b>A</b>	
Collector-Emitter	V <sub>CE(SAT)</sub>	ALL	I <sub>OUT</sub> = 100 mA		1.1	۷	
Saturation Voltage			1 <sub>OUT</sub> = 200 mA	—	1.3	۷	
			I <sub>OUT</sub> = 350 mA, V <sub>DD</sub> = 7.0 V	—	1.6	۷	
Input Voltage	V <sub>IN(0)</sub>	ALL	-		0.8	۷	
	V <sub>IN(1)</sub>	ALL	V <sub>DD</sub> = 12 V	10.5	I	۷	
			V <sub>DD</sub> = 10 V	8.5	_	v	
			V <sub>DD</sub> = 5.0 V	3.5		V	
Input Resistance	R <sub>IN</sub>	ALL	V <sub>DD</sub> = 12 V	50	-	kΩ	
			V <sub>DD</sub> = 10 V	50	Ι	kΩ	
			V <sub>DD</sub> = 5.0 V	50	-	kΩ	
Supply Current	I <sub>DD(ON)</sub>	ALL	One Driver ON, V <sub>DD</sub> = 12 V	_	4.5	mA	
			One Driver ON, V <sub>DD</sub> = 10 V	_	3.9	mA	
			One Driver ON, V <sub>DD</sub> = 5.0 V	—	2.4	mA	
	IDD(OFF)	ALL	$V_{DD} = 5.0 \text{ V}$ , All Drivers OFF, All Inputs = 0 V	_	1.6	mA	
			V <sub>DD</sub> = 12 V, All Drivers OFF, All Inputs = 0 V	_	2.9	mA	

### 5821 THRU 5823 Bimos II 8-BIT SERIAL-INPUT, LATCHED DRIVERS



#### TIMING CONDITIONS ( $V_{DD}$ = 5.0 V, $T_A$ = +25°C, Logic Levels are $V_{DD}$ and Ground)

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
Ε.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and Output Transition	500 ns

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

#### **TRUTH TABLE**

Serial Data Input	Clock	Shift Register Contents			Serial	Latch Contents					Output Contents				
			I2	13		I <sub>8</sub>	Data Output	Strobe Input	I,	I <sub>2</sub>	I <sub>3</sub>	i <sub>8</sub>	Output Enable	I <sub>1</sub> I <sub>2</sub> I <sub>3</sub>	I <sub>8</sub>
н	Г	н	R,	R <sub>2</sub>	••••••	R <sub>7</sub>	R <sub>7</sub>								
L	۲	L	R <sub>1</sub>	R <sub>2</sub>		R <sub>7</sub>	R <sub>7</sub>	1						÷	
Х	l	R,	$R_2$	$R_3$		R <sub>8</sub>	R <sub>8</sub>								
		х	х	х		Х	X	L	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>8</sub>			
		P <sub>1</sub>	P <sub>2</sub>	Ρ <sub>3</sub>		P <sub>8</sub>	P <sub>8</sub>	н	Ρ,	P <sub>2</sub>	P <sub>3</sub>	P <sub>8</sub>	L	P <sub>1</sub> P <sub>2</sub> P <sub>3</sub>	P <sub>8</sub>
									х	Х	Х	X	Н	ннн	Н

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State