# 5816

## **4-TO-16 LINE LATCHED DECODER/DRIVERS**

UCN5816EP DIODE 0-7 COMMON 25 IN A LATCHES K 24 DIODE 8-15 COMMON OUT<sub>0</sub> 23 OUT 15 OUT<sub>1</sub> 22 OUT 14 OUT<sub>2</sub> DECODER 21 OUT 13 OUT. OUT4 10 20 OUT12 19 OUT 11 OUT<sub>5</sub> 11  $\overline{}$ GROUND OUT GROUND OUT Dwg. PP-030 ABSOLUTE MAXIMUM RATINGS at  $T_A = 25^{\circ}C$ Output Voltage, V<sub>CE</sub> . . . . . . . . . . . . 60 V Logic Supply Voltage, V<sub>DD</sub> . ... 15 V

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

The UCN5816A and UCN5816EP 4-to-16 line latched decoder/ drivers combine low-power CMOS inputs and logic with 16 highcurrent, high-voltage bipolar outputs. The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure an input logic high. The logic operates over a supply range of 5 V to 12 V. A CHIP ENABLE function can be used with two devices for 5-to-32 line decoding applications.

The 16 bipolar power outputs are open-collector 60 V Darlington drivers capable of sinking 350 mA continuously. Internal transientsuppression diodes provide protection for use with inductive loads. For ink-jet printer applications, the A5817SEP addressable 28-line decoder/driver is recommended.

The UCN5816A is supplied in a 28-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. The UCN5816EP is furnished in a 28-lead plastic chip carrier (quad pack) for minimum-area surfacemount applications. Both devices will drive 350 mA loads continuously over the full operating temperature range.

## FEATURES

- Addressable Data Entry
- 60 V Minimum Output Breakdown
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Logic and Latches
- Output Transient Protection
- Output Enable and Strobe Functions

Always order by complete part number:

Part Number	Package		
UCN5816A	28-Pin DIP		
UCN5816EP	28-Lead PLCC		



## 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS





Dwg. GP-028-1A

## TYPICAL INPUT CIRCUITS



Dwg. EP-010-4A



#### **TYPICAL OUTPUT DRIVER**



Dwg. EP-021-4



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1984, 1995, Allegro MicroSystems, Inc.

## 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS

## ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ , $V_{DD} = 5$ V (unless otherwise specified).

				Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units	
Output Leakage Current	I <sub>CEX</sub>	V <sub>CE</sub> = 60 V, T <sub>A</sub> = +25°C		_	50	μΑ	
Output Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = 100 mA		0.9	1.1	V	
		I <sub>C</sub> = 200 mA		1.1	1.3	V	
		I <sub>C</sub> = 350 mA, V <sub>DD</sub> = 7.0 V		1.3	1.6	V	
Input Voltage	V <sub>IN(0)</sub>		-0.3	_	0.8	V	
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12 V	10.5	_	—	V	
		V <sub>DD</sub> = 5.0 V	3.5	_	5.3	V	
Input Resistance	R <sub>IN</sub>	V <sub>DD</sub> = 12 V	50	200	_	kΩ	
		V <sub>DD</sub> = 5.0 V	100	600	_	kΩ	
Supply Current	I <sub>DD(ON)</sub>	V <sub>DD</sub> = 12 V, Outputs Open		2.0	3.0	mA	
		V <sub>DD</sub> = 5.0 V, Outputs Open		1.0	1.5	mA	
	I <sub>DD(OFF)</sub>	All Drivers OFF, All Inputs = 0 V, OE = $V_{DD}$ = 5.0 V		—	100	μΑ	
		All Drivers OFF, All Inputs = 0 V, OE = $V_{DD}$ = 12 V	_	—	200	μΑ	
Clamp Diode	I <sub>R</sub>	$V_{R} = 60 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{C}$		_	50	μΑ	
Leakage Current		$V_{R} = 60 \text{ V}, \text{ T}_{A} = +70^{\circ}\text{C}$		_	100	μΑ	
Clamp Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 350 mA	_	1.5	2.0	V	

### 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS



#### **TIMING CONDITIONS** (Logic Levels are V<sub>DD</sub> and Ground)

Α.	Minimum Data Active Time Before Strobe Enabled (Data Set-Up Time)	50 ns
В.	Minimum Data Active Time After Strobe Disabled (Data Hold Time)	50 ns
C.	Minimum Strobe Pulse Duration	125 ns
D.	Typical Time Between Strobe Activation and Output On to Off Transition	500 ns
E.	Typical Time Between Strobe Activation and Output Off to On Transition	500 ns
G.	Minimum Data Pulse Duration	225 ns

Information present at the inputs is transferred to the latches when the STROBE is high. The latches will continue to accept new data as long as the STROBE is held high. With the STROBE in the low state, no information can be loaded into the latches. Depending on the four address inputs, the 4-to-16 line decoder enables one of the 16 output sink drivers. When the OUTPUT ENABLE is high, all of the outputs are disabled (OFF) without affecting the information stored in the latches. When the OUT-PUT ENABLE is low, the outputs are controlled by the information in the latches. When the CHIP ENABLE is low, all of the outputs are disabled (OFF). With two decoder/drivers and an inverter, the CHIP ENABLE function can be used for 5-to-32 line decoding applications.

	CHIP	IN <sub>D</sub>	IN <sub>C</sub>	IN <sub>B</sub>	IN <sub>A</sub>	OUTPUT	OUTPUTS
STROBE	ENABLE	(MSB)			(LSB)	ENABLE	(OFF unless otherwise specified)
1	1	0	0	0	0	0	OUT <sub>0</sub> ON
1	1	0	0	0	1	0	OUT <sub>1</sub> ON
1	1	0	0	1	0	0	OUT <sub>2</sub> ON
1	1	0	0	1	1	0	OUT <sub>3</sub> ON
1	1	0	1	0	0	0	OUT <sub>4</sub> ON
1	1	0	1	0	1	0	OUT₅ ON
1	1	0	1	1	0	0	OUT <sub>6</sub> ON
1	1	0	1	1	1	0	OUT <sub>7</sub> ON
1	1	1	0	0	0	0	OUT <sub>8</sub> ON
1	1	1	0	0	1	0	OUT <sub>9</sub> ON
1	1	1	0	1	0	0	OUT <sub>10</sub> ON
1	1	1	0	1	1	0	OUT <sub>11</sub> ON
1	1	1	1	0	0	0	OUT <sub>12</sub> ON
1	1	1	1	0	1	0	OUT <sub>13</sub> ON
1	1	1	1	1	0	0	OUT <sub>14</sub> ON
1	1	1	1	1	1	0	OUT <sub>15</sub> ON
0	1	Х	Х	Х	Х	0	Q <sub>O</sub>
Х	0	Х	Х	Х	Х	X	All OFF
Х	Х	Х	Х	Х	Х	1	All OFF

**TRUTH TABLE** 

 $Q_O$  = The output condition prior to the high-to-low transition of the STROBE input. X = Irrelevant

