



## U74CBTLV3245

Preliminary

CMOS IC

### LOW-VOLTAGE OCTAL FET BUS SWITCH


#### DESCRIPTION

The **U74CBTLV3245** provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable ( $\overline{OE}$ ) is low, the 8-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



TSSOP-20

#### FEATURES


- \* 5Ω Switch Connection Between Two Ports
- \* Standard '245-Type Pinout
- \* Isolation Under Power-Off Conditions
- \* Rail-to-Rail Switching on Data I/O Ports
- \*  $I_{OFF}$  Supports Partial-Power-Down Mode Operation

#### ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74CBTLV3245L-P20-R	U74CBTLV3245G-P20-R	TSSOP-20	Tape Reel

<p>U74CBTLV3245G-P20-R</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) R: Tape Reel (2) P20: TSSOP-20 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---

#### MARKING



## ■ PIN CONFIGURATION




## ■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	NC		No connection
2-9	An	I/O	Input/output An
10	GND		Ground
11 ~18	Bn	I/O	Input/output Bn
19	$\overline{OE}$	I	Pull $\overline{OE}$ low, An=Bn
20	V <sub>CC</sub>		Supply Voltage $1.65V \leq V_{CCB} \leq 5.5V$

## ■ FUNCTION TABLE (each bus switch)

INPUT ( $\overline{OE}$ )	FUNCTION
L	A port = B port
H	Disconnect

## ■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	-0.5 ~ 4.6	V
Input Voltage (Note 2)	$V_I$	-0.5 ~ 4.6	V
Continuous channel current		128	mA
Input Clamp Current ( $V_{IO} < 0$ )	$I_{IK}$	-50	mA
Storage Temperature	$T_{STG}$	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

■ RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	$V_{CC}$		2.3		3.6	V
High-control input voltage	$V_{IH}$	$V_{CC}=2.3V\sim 2.7V$	1.7			V
		$V_{CC}=2.7V\sim 3.6V$	2			V
Low-control input voltage	$V_{IL}$	$V_{CC}=2.3V\sim 2.7V$			0.7	V
		$V_{CC}=2.7V\sim 3.6V$			0.8	V
Operating Temperature	$T_A$		-40		+85	°C

Note: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

■ STATIC CHARACTERISTICS

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
Digital Input	Control Inputs	V <sub>IK</sub>	V <sub>CC</sub> =3V, I <sub>I</sub> =-18mA				-1.2	V	
Diode Voltage	Data Inputs						-0.8	V	
Input Leakage Current		I <sub>I</sub>	V <sub>CC</sub> =3.6V, V <sub>I</sub> =V <sub>CC</sub> or GND				±60	μA	
Power off Leakage Current		I <sub>OFF</sub>	V <sub>CC</sub> =0, V <sub>I</sub> or V <sub>O</sub> =0 to 3.6V				40	μA	
Quiosceut Supply Current		I <sub>CC</sub>	V <sub>CC</sub> =3.6V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> =0				20	μA	
Additional Quiescent Supply Current (Note 2)	Control Inputs	ΔI <sub>CC</sub>	V <sub>CC</sub> =3.6V, One input at 3V, Other inputs at V <sub>CC</sub> or GND				300	μA	
Control input Capacitance	Control Inputs	C <sub>I</sub>	V <sub>O</sub> =3V or 0			4		pF	
I/O Capacitance OFF		C <sub>IO(OFF)</sub>	V <sub>O</sub> =3V or 0, $\overline{OE}$ = V <sub>CC</sub>			9		pF	
Resistor between two ports (Note 3)		R <sub>ON</sub>	V <sub>CC</sub> =2.3V Typ. at V <sub>CC</sub> =2.5V	V <sub>I</sub> =0	I <sub>O</sub> =64mA		5	8	Ω
					I <sub>O</sub> =24mA		5	8	Ω
			V <sub>I</sub> =1.7V, I <sub>O</sub> =-15mA				27	40	Ω
			V <sub>CC</sub> =3V	V <sub>I</sub> =0V	I <sub>O</sub> =64mA		5	7	Ω
					I <sub>O</sub> =24mA		5	7	Ω
			V <sub>I</sub> =2.4V, I <sub>O</sub> =-15mA				10	15	Ω

Notes: 1. All typical values are at  $V_{CC}=3.3V, T_A=25^\circ C$ , unless otherwise Specified.

2. This is the increase in supply current for each input that is at the specified voltage level, rather than  $V_{CC}$  or GND.


3. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

# ■ DYNAMIC CHARACTERISTICS

Over recommended operating free-air temperature range, unless otherwise specified. (See Figure. 1)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From input (A or B) to output (B or A)	$t_{pd}$ ( $t_{PLH}/t_{PHL}$ )	$V_{CC}=2.5V\pm0.2V$			0.15	ns
		$V_{CC}=3.3V\pm0.3V$			0.25	ns
From input ( $\overline{OE}$ ) to output (A or B)	$t_{en}$ ( $t_{PZL}/t_{PZH}$ )	$V_{CC}=2.5V\pm0.2V$	1.0		6.0	ns
		$V_{CC}=3.3V\pm0.3V$	1.0		4.7	ns
From input ( $\overline{OE}$ ) to output (A or B)	$t_{dis}$ ( $t_{PLZ}/t_{PHZ}$ )	$V_{CC}=2.5V\pm0.2V$	1.0		6.1	ns
		$V_{CC}=3.3V\pm0.3V$	1.0		6.4	ns

# ■ TEST CIRCUIT AND WAVEFORMS







Note:  $C_L$  includes probe and jig capacitance.

$t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

$t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

$t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ .



Note: All input pulses are supplied by generators having the following characteristics:

$t_r, t_f \leq 2\text{ns}$ ;  $P_{RR} \leq 10\text{MHz}$ ;  $Z_O = 50\Omega$ .

Figure. 1 Load circuitry and voltage waveforms

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.