



Features

- 3.5 WORST CASE NOISE IMMUNITY
- SERIAL IN, SERIAL OUT, PARALLEL IN, PARALLEL OUT MODES
- FULL SYNCHRONOUS OPERATION OF ALL DATA INPUTS
- JK FIRST STAGE INPUTS AND Q AND \bar{Q} LAST STAGE OUTPUTS FOR EASY CASCADE OPERATION
- OVERRIDING ASYNCHRONOUS COMMON RESET
- BUFFERED CLOCK INPUT - ONLY 1 UNIT LOAD (UL)

Logic Diagram



Equivalent Circuits



Truth Tables

	\overline{PE}	P_0	P_1	P_2	P_3	J	\overline{K}	\overline{MR}
SERIAL ENTRY	1	X	X	X	X	See Tables II and III		1
PARALLEL ENTRY	0	See Table I			X	X		1

NOTE: X = Don't Care

TABLE I PARALLEL ENTRY $PE = 0, \overline{MR} = 1$	D - INPUT (P_0, P_1, P_2 , or P_3)	OUTPUT Q AT t_{n+1} (Q_0, Q_1, Q_2 , or Q_3)
	0	0
1		1

NOTE: $[t_n + 1]$ indicates output state after next clock transition.

Specifications


I_{CC} (worst case)	48 mA @ 13V, 64 mA @ 16V		
tPD	550 ns	600 ns	600 ns
I/O Function for tPD	CP+Q-	CP+Q+	$\overline{MR}-Q-$

NOTE: tPD is guaranteed at $V_{CC} \pm 1$ V and across the applicable temp range with the output loaded with 3 unit loads.


See page 12 for electrical summary data.

Switching Time Waveforms

Clock to Output Delays and Clock Pulse Width.

OTHER CONDITIONS: $J = \overline{PE} = \overline{MR} = H$
 $K = L$

Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time.

OTHER CONDITIONS: $\overline{PE} = L$
 $P_0 = P_1 = P_2 = P_3 = H$



NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

TABLE II
SERIAL ENTRY
 $\overline{PE} = 1, \overline{MR} = 1$

J	\overline{K}	Q_0 at t_{n+1}
0	0	0
0	1	Q_0 at t_n (no change)
1	0	\overline{Q}_0 at t_n (toggles)
1	1	1

TABLE III
SERIAL ENTRY
 $\overline{PE} = 1, \overline{MR} = 1$

J and \overline{K} CONNECTED	Q_0 at t_{n+1}
0	0
1	1

Setup (t_S) and Hold (t_H) Time for Serial Data (J and \overline{K}) and Parallel Data (P_0, P_1, P_2 and P_3)OTHER CONDITIONS: $\overline{MR} = H$
*J & K SETUP TIME AFFECTS Q_0 ONLYSetup (t_S) and Hold (t_H) Time for \overline{PE} Input.OTHER CONDITIONS: $\overline{MR} = H, J = \overline{K} = L$
 $P_0 = P_1 = P_2 = P_3 = H$

Switching Time Waveforms (contd.)

TIMING REQUIREMENTS

The following timing requirements apply across the applicable temperature range and V_{CC} spread:

CLOCK PULSE WIDTH t _{pw} (CP)	500 ns min.
DATA INPUT SETUP TIME t _s (DATA)	210 ns min.
DATA INPUT RELEASE TIME t _r (DATA)	0 ns min.
PE INPUT SETUP TIME t _s (PE)	250 ns min.
PE INPUT RELEASE TIME t _r (PE)	0 ns min.
MR PULSE WIDTH t _{pw} (MR)	300 ns min.
MR RECOVERY TIME t _{rec} (MR)	220 ns min.

SETUP TIME is the minimum time required for the logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order for the flip-flops to respond.




RELEASE TIME is the minimum time that the logic level is required to be present at the logic input after the clock transition from LOW to HIGH in order for the flip-flops to respond.

RECOVERY TIME is defined as the minimum time required between the end of the Reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

Loading Table

PINS	FUNCTION	LOADING
J, K, P ₀ , P ₁ , P ₂ , P ₃	Data Inputs	1 UL
MR	Master Reset	1 UL
PE	Parallel Enable	1 UL
CP	Clock	1 UL
Q ₀ , Q ₁ , Q ₂ , Q ₃	All Outputs	3 UL

Typical Performance Characteristics




Typical Applications

The HiNIL 375 4-bit shift register is a universal shift register/storage register. It consists of four master-slave type D flip-flops and some gating circuits to make the device more flexible. The flip-flops are designed so that they will only change on a low-to-high transition of the clock signal. The D inputs of the flip-flops can be logically connected in one of two ways, determined by the state of the PE input. When PE is low, the inputs are controlled by the state of P₀, P₁, P₂, and P₃ inputs. Thus with PE low, the flip-flops are loaded directly through the para-

llel inputs. When PE is high, the D inputs of stages Q₁, Q₂, and Q₃ are connected to the outputs of Q₀, Q₁, and Q₂ respectively. The input of Q₀ is connected through suitable gating to provide JR. Thus with PE high, the 375 operates as a shift-right shift register. The MR input resets all flip-flops regardless of the clock and other input states. By wiring J and K together this set of inputs becomes a type D input for easy serial input. For similar reasons, a complementary output has been provided on the last flip-flop.

Typical Applications (contd.)


EIGHT BIT LEFT/RIGHT SHIFT REGISTER



This register uses the \overline{PE} pin to select a left shift or a right shift mode. If this input is high, the normal shift-right operation is performed. If \overline{PE} is low, the \overline{JK} inputs are overridden and the

flip-flops are loaded (through the parallel inputs) by the outputs of the following flip-flop, which corresponds to a shift-left operation.

SEVEN BIT PARALLEL TO SERIAL CONVERTER



This circuit operates with a continuous logic low on the P_0 input. Thus when the flip-flops are loaded through the parallel inputs, at least one of them will be in the low state and the output of the 322 will be forced high. This disables \overline{PE} so further inputs will be through the serial \overline{JK} inputs. Since both of these inputs are high, each clock pulse will load a logic ONE into the front end of the register. Thus the information

previously loaded in the flip-flops will be shifted out, bit-by-bit, until the "0" bit loaded through P_0 reaches Q_2 . The last bit of data is now at Q_3 (and hence the entire seven-bit word has been shifted out), and the 322 is now in a logic ZERO state. The next clock pulse will thus load another seven-bit word into the parallel inputs and the cycle will begin again.