

TS616 DUAL WIDE BAND OPERATIONAL AMPLIFIER WITH HIGH OUTPUT CURRENT

- **LOW NOISE :** $2.5 \text{ nV}/\sqrt{\text{Hz}}$
- HIGH OUTPUT CURRENT : 420mA
- VERY LOW HARMONIC AND INTERMODU-LATION DISTORTION
- HIGH SLEW RATE : 420V/µs
- -3dB BANDWIDTH : 40MHz@gain=12dB on 25Ω load single ended.
- 20.7Vp-p DIFFERENTIAL OUTPUT SWING on 50Ω load, 12V power supply
- CURRENT FEEDBACK STRUCTURE
- 5V to 12V POWER SUPPLY
- SPECIFIED FOR 20Ω and 50Ω DIFFERENTIAL LOAD

DESCRIPTION

The TS616 is a dual operational amplifier featuring a high output current of 410mA. The drivers can be configured differentially for driving signals in telecommunication systems using multiple carriers. The TS616 is ideally suited for xDSL (High Speed Asymmetrical Digital Subscriber Line) applications. This circuit is capable of driving a 10 Ω or 25 Ω load at ±2.5V, 5V, ±6V or +12V power supply. The TS616 is able to reach a -3dB bandwidth of 40MHz on 25 Ω load with a 12dB gain. This device is designed for high slew rates supporting low harmonic distortion and intermodulation.

APPLICATION

- Line driver for xDSL
- Multiple Video Line Driver



ORDER CODE

Part Number	umber Temperature Range	
TS616IDW	-40, +85°C	DW
TS616IDWT	-40, +85°C	DW

DW = Small Outline Package with Exposed-Pad, T = Tape & Real

PIN CONNECTIONS (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ¹⁾	±7	V
V _{id}	Differential Input Voltage ²⁾	±2	V
V _{in}	Input Voltage Range ³⁾	±6	V
T _{oper}	Operating Free Air Temperature Range	-40 to + 85	°C
T _{std}	Storage Temperature	-65 to +150	°C
Тj	Maximum Junction Temperature	150	°C
R _{thjc}	Thermal Resistance Junction to Case	16	°C/W
R _{thja}	Thermal Resistance Junction to Ambient Area	60	°C/W
P _{max.}	Maximum Power Dissipation (@Ta=25°C) for Tj=150°C	2	W
ESD	CDM : Charged Device Model	1.5	kV
only pins	HBM : Human Body Model	2	kV
1, 4, 7, 8	MM : Machine Model	200	V
ESD	CDM : Charged Device Model	1.5	kV
only pins	HBM : Human Body Model	2	kV
2, 3, 5, 6	MM : Machine Model	100	V
	Output Short Circuit	4)	

1. All voltage values, except differential voltage are with respect to network terminal.

2. Differential voltage are non-inverting input terminal with respect to the inverting input terminal.

3. The magnitude of input and output voltage must never exceed V_{CC} +0.3V.

4. An output current limitation protects the circuit from transient currents. Short-circuits can cause excessive heating. Destructive dissipation can result from short circuit on amplifiers.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Power Supply Voltage	±2.5 to ±6	V
V _{icm}	Common Mode Input Voltage	-V _{CC} +1.5V to +V _{CC} -1.5V	V

TYPICAL APPLICATION:

Differential Line Driver for xDSL Applications



2/27

ELECTRICAL CHARACTERISTICS

57

 $V_{CC} = \pm 6 Volts$, $R_{fb} = 910\Omega$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Note: As described on page 24 (table 71), the TS616 requires a 620Ω feedback resistor for an optimized bandwidth with a gain of 12B for a 12V power supply. Nevertheless, due to production test constraints, the TS616 is tested with the same feedback resistor for 12V and 5V power supplies (910 Ω).

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
DC PERF	ORMANCE				1	l	
N/		T _{amb}		1	3.5		
V_{io}	Input Offset Voltage	T _{min.} < T _{amb} < T _{max.}		1.6		mV	
ΔV_{io}	Differential Input Offset Voltage	$T_{amb} = 25^{\circ}C$			2.5	mV	
l _{ib+}	Positive Input Bias Current	T _{amb}		5 30		μA	
+dl*		T _{min.} < T _{amb} < T _{max.}		7.2		μΛ	
l _{ib-}	Negative Input Bias Current	T _{amb}		3	15	μA	
		T _{min.} < T _{amb} < T _{max.}		3.1		•	
Z _{IN+}	Input(+) Impedance			82		kΩ	
Z _{IN-}	Input(-) Impedance			54		Ω	
C _{IN+}	Input(+) Capacitance			1		pF	
CMR	Common Mode Rejection Ratio	$\Delta V_{ic} = \pm 4.5 V$	58	64		dB	
	$20 \log (\Delta V_{ic} / \Delta V_{io})$	$T_{min.} < T_{amb} < T_{max.}$		62			
SVR	Supply Voltage Rejection Ratio	ΔV_{cc} =±2.5V to ±6V	72	81		dB	
	$20 \log \left(\Delta V_{cc} / \Delta V_{io} \right)$	T _{min.} < T _{amb} < T _{max.}		80			
I _{CC}	Total Supply Current per Operator	No load		13.5	17	mA	
OYNAMI	C PERFORMANCE and OUTPUT CHA				i		
R _{OL}	Open Loop Transimpedance	$V_{out} = 7Vp-p, R_L = 25\Omega$	5	13.5		MΩ	
-		$T_{min.} < T_{amb.} < T_{max.}$		5.7			
	-3dB Bandwidth	Small Signal V _{out} <20mVp A _V = 12dB, R _L = 25Ω	25	40			
		Large Signal V _{out} =3Vp				— MHz	
BW	Full Power Bandwidth	$A_V = 12$ dB, $R_L = 25\Omega$		26			
		Small Signal V _{out} <20mVp		_			
	Gain Flatness @ 0.1dB	$A_V = 12$ dB, $R_L = 25\Omega$		7		MHz	
Tr	Rise Time	$V_{out} = 6Vp-p, A_V = 12dB, R_L$		10.6		ns	
		= 25Ω		10.0		113	
Tf	Fall Time	$V_{out} = 6Vp-p, A_V = 12dB, R_L$		12.2		ns	
		= 25Ω V _{out} = 6Vp-p, A _V = 12dB, R _L					
Ts	Settling Time	$v_{out} = 0.00$ pp, $A_V = 1200$, R_L = 25 Ω		50		ns	
		$V_{out} = 6Vp-p, A_V = 12dB, R_L$					
SR Slew Rate		= 25Ω	330	420		V/µs	
V _{OH}	High Level Output Voltage	$R_L=25\Omega$ Connected to GND	4.8	5.05		V	
V _{OL}	Low Level Output Voltage	R_L =25 Ω Connected to GND		-5.3	-5.1	V	
	Output Sink Current	$V_{out} = -4Vp$	-320	-490			
I _{out}		T _{min.} < T _{amb} < T _{max.}		-395		mA	
	Output Source Current	$V_{out} = +4Vp$	330	420		IIIA	
		T _{min.} < T _{amb} < T _{max.}		370		7	

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
NOISE A	ND DISTORTION					
eN	Equivalent Input Noise Voltage	F = 100kHz		2.5		nV/√Hz
iNp	Equivalent Input Noise Current (+)	F = 100kHz		15		pA/√Hz
iNn	Equivalent Input Noise Current (-)	F = 100kHz		21		pA/√Hz
HD2 2nd Harmonic Distortion V _{out} = 14Vp-		$V_{out} = 14Vp-p, A_V = 12dB$ F= 110kHz, R _L = 50 Ω diff.		-87		dBc
HD3	3rd Harmonic Distortion (differential configuration)	$V_{out} = 14Vp-p, A_V = 12dB$ F= 110kHz, R _L = 50 Ω diff.		-83		dBc
	IM2 2nd Order Intermodulation Product (differential configuration)	F1= 100kHz, F2 = 110kHz V _{out} = 16Vp-p, A _V = 12dB R _L = 50 Ω diff.		-76		dDo
IIVIZ		F1= 370kHz, F2 = 400kHz V _{out} = 16Vp-p, A _V = 12dB R _L = 50 Ω diff.		-75		- dBc
IM2	$ \begin{array}{l} \mbox{F1}=100\mbox{Hz},\mbox{F2}=110\mbox{Hz}\\ \mbox{V}_{out}=16\mbox{Vp-p},A_V=12\mbox{dB}\\ \mbox{R}_L=50\mbox{\Omega}\mbox{ diff}.\\ \mbox{F1}=370\mbox{Hz},\mbox{F2}=400\mbox{Hz}\\ \mbox{V}_{out}=16\mbox{Vp-p},A_V=12\mbox{dB}\\ \mbox{R}_L=50\mbox{\Omega}\mbox{ diff}.\\ \mbox{H}=50\mbox{\Omega}\mbox{ diff}.\\ \end{array} $	-88		dPo		
IM3		$V_{out} = 16Vp-p, A_V = 12dB$		-87		dBc

Note: As described on page 24 (table 71), the TS616 requires a 620Ω feedback resistor for an optimized bandwidth with a gain of 12B for a 12V power supply. Nevertheless, due to production test constraints, the TS616 is tested with the same feedback resistor for 12V and 5V power supplies (910 Ω).

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 2.5$ Volts, $R_{fb} = 910\Omega$, $T_{amb} = 25$ °C (unless	otherwise specified)
--	----------------------

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
DC PERF	ORMANCE						
V _{io}	Input Offset Voltage	T _{amb}		0.2	2.5	mV	
v _{io}	input Onset voltage	T _{min.} < T _{amb} < T _{max.}		1		mv	
ΔV_{io}	Differential Input Offset Voltage	$T_{amb} = 25^{\circ}C$			2.5	mV	
I _{ib+}	Positive Input Bias Current	T _{amb}		4	30	μA	
lp+		T _{min.} < T _{amb} < T _{max.}		7		μΑ	
l _{ib-}	Negative Input Bias Current	T _{amb}		1.1	11	μA	
•ID-		T _{min.} < T _{amb} < T _{max.}		1.2		μπ	
Z _{IN+}	Input(+) Impedance			71		kΩ	
Z _{IN-}	Input(-) Impedance			62		Ω	
C _{IN+}	Input(+) Capacitance			1.5		pF	
CMR	Common Mode Rejection Ratio	$\Delta V_{ic} = \pm 1 V$	55	61		dB	
onne	20 log ($\Delta V_{ic} / \Delta V_{io}$)	T _{min.} < T _{amb.} < T _{max.}		60		40	
SVR	Supply Voltage Rejection Ratio	ΔV_{cc} =±2V to ±2.5V	63	79		dB	
om	20 log ($\Delta V_{cc}/\Delta V_{io}$)	T _{min.} < T _{amb.} < T _{max.}		78			
I _{CC}	Total Supply Current per Operator	No load		11.5	15	mA	
DYNAMI	C PERFORMANCE and OUTPUT CHA			1	1	[
R _{OL}	Open Loop Transimpedance	$V_{out} = 2Vp-p, R_L = 10\Omega$	2	4.2		MΩ	
ÖE		T _{min.} < T _{amb.} < T _{max.}		1.5			
	-3dB Bandwidth	Small Signal V _{out} <20mVp A _V = 12dB, R _L = 10Ω	20	28		MHz	
BW	Full Power Bandwidth	Large Signal V _{out} = 1.4Vp A _V = 12dB, R _L = 10Ω		20			
	Gain Flatness @ 0.1dB	Small Signal V _{out} <20mVp A _V = 12dB, R _L = 10Ω		5.7		MHz	
Tr	Rise Time	$V_{out} = 2.8Vp-p, A_V = 12dB$ $R_L = 10\Omega$		11		ns	
Tf	Fall Time	$V_{out} = 2.8Vp-p, A_V = 12dB$ $R_L = 10\Omega$		11.5		ns	
Ts	Settling Time	$V_{out} = 2.2Vp-p, A_V = 12dB$ $R_L = 10\Omega$		39		ns	
SR	Slew Rate $V_{out} = 2.2Vp-p, A_V = 12dB$ $R_L = 10\Omega$		100	130		V/µs	
V _{OH}	High Level Output Voltage	$R_L=10\Omega$ Connected to GND	1.5	1.7		V	
V _{OL}	Low Level Output Voltage	R_L =10 Ω Connected to GND		-1.9	-1.7	V	
		$V_{out} = -1.25Vp$	-300	-400			
I _{out}	Output Sink Current	T _{min.} < T _{amb} < T _{max.}		-360		Τ.	
- 41	Output Source Current	V _{out} = +1.25Vp	200	270		mA	
	Output Source Current	T _{min.} < T _{amb} < T _{max.}		240		7	

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
NOISE A	ND DISTORTION			1		
eN	Equivalent Input Noise Voltage	F = 100kHz		2.5		nV/√Hz
iNp	Equivalent Input Noise Current (+)	F = 100kHz		15		pA/√Hz
iNn	Equivalent Input Noise Current (-)	F = 100kHz		21		pA/√Hz
HD2	2nd Harmonic Distortion (differential configuration)	$V_{out} = 6Vp-p, A_V = 12dB$ F= 110kHz, R _L = 20 Ω diff.		-97		dBc
HD3	3rd Harmonic Distortion (differential configuration)	$V_{out} = 6Vp-p, A_V = 12dB$ F= 110kHz, R _L = 20 Ω diff.		-98		dBc
IM2	2nd Order Intermodulation Product	F1= 100kHz, F2 = 110kHz V _{out} = 6Vp-p, A _V = 12dB R _L = 20 Ω diff.		-86		dBc
IIVI2	(differential configuration)	F1= 370kHz, F2 = 400kHz V _{out} = 6Vp-p, A _V = 12dB R _L = 20 Ω diff.		-88		
IM3	3rd Order Intermodulation Product	F1 = 100kHz, F2 = 110kHz V _{out} = 6Vp-p, A _V = 12dB R _L = 20 Ω diff.		-90		dBc
	(differential configuration)	$\label{eq:F1} \begin{array}{l} F1 = 370 kHz, \ F2 = 400 kHz \\ V_{out} = 6 Vp\text{-}p, \ A_V = 12 dB \\ R_L = 20 \Omega \ diff. \end{array}$		-85		UDC

Figure 1: Load Configuration Load: $R_L=25\Omega$, $V_{CC}=\pm 6V$



Figure 2: Closed Loop Gain vs. Frequency A_{V} =+1



Figure 3: Closed Loop Gain vs. Frequency $A_V=+2$



Figure 4: Load Configuration Load: $R_L=10\Omega$, $V_{CC}=\pm 2.5V$







Figure 6: Closed Loop Gain vs. Frequency A_V=-2



14 40 12 20 10 20 (dB) 0 lase 40 (gain Ę -60 -80 -2 (Vcc=±2.5V, Rfb=910Ω, Rg=300Ω, Rload=10Ω) -100 6V, Rfb =620Ω, Rg= -120 ^{100k} 1 Frequency (Hz) 100M 100 1k 10k 1M 10M

Figure 7: Closed Loop Gain vs. Frequency A_V =+4





Figure 9: Bandwidth vs. Temperature A_V =+4, R_{fb} =910 Ω



Figure 10: Closed Loop Gain vs. Frequency A_{V} =-4



Figure 11: Closed Loop Gain vs. Frequency $A_V=-8$



Figure 12: Positive Slew Rate A_V =+4, R_{fb} =620 Ω , V_{CC} =±6V, R_L =25 Ω



Figure 13: Positive Slew Rate

A_V=+4, R_{fb}=910 Ω , V_{CC}=±2.5V, R_L=10 Ω



Figure 14: Negative Slew Rate A_V =+4, R_{fb} =620 Ω , V_{CC} =±6V, R_L =25 Ω



Figure 15: Negative Slew Rate A_V =+4, R_{fb} =910 Ω , V_{CC} =±2.5V, R_L =10 Ω



Figure 16: Positive Slew Rate A_V = - 4, R_{fb} =620 Ω , V_{CC} =±6V, R_L =25 Ω



Figure 17: Positive Slew Rate A_V= - 4, R_{fb}=910 Ω , V_{CC}=±2.5V, R_L=10 Ω



Figure 18: Negative Slew Rate A_V = - 4, R_{fb} =620 Ω , V_{CC} =±6V, R_L =25 Ω



Figure 19: Negative Slew Rate A_{V} = - 4, R_{fb} =910 Ω , V_{CC} =±2.5V, R_{L} =10 Ω



Figure 20: Slew Rate vs. Temperature A_V =+4, R_{fb} =910 Ω , V_{CC} =±2.5V, R_L =10 Ω



Figure 21: Slew Rate vs. Temperature A_V =+4, R_{fb} =910 Ω , V_{CC} =±6V, R_L =25 Ω



Figure 22: Input Voltage Noise Level A_V =+92, R_{fb} =910 Ω , Input+ connected to Gnd via 10 Ω



Figure 23: Transimpedance vs. Temperature Open Loop



Figure 24: Icc vs. Power Supply Open loop, no load



Figure 25: lib vs. Power Supply Open loop, no load



Figure 26: lib(-) vs. Temperature Open loop, no load







Figure 28: lib(+) vs. Temperature Open loop, no load



Figure 29: Voh & Vol vs. Power Supply Open loop, $R_L=25\Omega$



Figure 30: Voh vs. Temperature Open loop



Figure 31: Vol vs. Temperature Open loop



Figure 32: Differential Vio vs. Temperature Open loop, no load







Figure 34: CMR vs. Temperature Open loop, no load



Figure 35: SVR vs. Temperature Open loop, no load



Figure 36: lout vs. Temperature Open loop, $V_{CC}=\pm 6V$, $R_L=10\Omega$



5

Figure 37: lout vs. Temperature Open loop, V_{CC} =±2.5V, R_L =25 Ω



Figure 38: Maximum Output Amplitude vs. Load A_V=+4, R_{fb}=620\Omega, V_{CC}=\pm6V



Figure 39: Isink vs. Output Amplitude. $V_{CC}=\pm 2.5V$, Open Loop, no Load



Figure 40: Isource vs. Output Amplitude. V_{CC}=±2.5V, Open Loop, no Load



Figure 41: Isink vs. Output Amplitude V_{CC}=±6V, Open Loop, no Load



Figure 42: Isource vs. Output Amplitude V_{CC}=±6V, Open Loop, no Load



Figure 43: Group Delay

 $V_{CC}=\pm 6V, V_{CC}=\pm 2.5V$



SAFE OPERATING AREA





Figure 44 shows the safe operating condition. This curve shows the input level vs. the input frequency. It's necessary to consider this characteristic to guarantee the design. In the dash-lined zone, the consumption increases. Moreover, this increased consumption could do damage to the chip if the temperature increases.

INTERMODULATION DISTORTION PRODUCT

Non-ideal output of the amplifier can be described by the following series:

Vout =
$$C_0 + C_1 V_{in} + C_2 V_{in}^2 + ... C_n V_{in}^n$$

due to non-linearity in the input-output amplitude transfer, where the input is V_{in} =Asin ω t, C_0 is the DC component, $C_1(V_{in})$ is the fundamental and C_n is the amplitude of the harmonics of the output signal V_{out} .

A one-frequency (one-tone) input signal contributes to harmonic distortion. A two-tone input signal contributes to harmonic distortion and intermodulation product.

The study of the intermodulation/distortionfor a two-tone input signal is the first step in characterizing the driving capability of multi-tone input signals.

In this case :

+
$$C_2(A \sin \omega_1 t + B \sin \omega_2 t)^2$$

... + $C_n(A \sin \omega_1 t + B \sin \omega_2 t)^n$
 $V_{in} = A \sin \omega_1 t + B \sin \omega_2 t$

$$V_{out} = C_0 + C_1 (A \sin \omega_1 t + B \sin \omega_2 t)$$

and :

$$\begin{split} &+ C_{1}(A\sin\omega_{1}t + B\sin\omega_{2}t) \\ &- \frac{C_{2}}{2} \Big(A^{2}\cos 2\omega_{1}t + B^{2}\cos 2\omega_{2}t\Big) \\ &+ 2C_{2}AB(\cos(\omega_{1} - \omega_{2})t - \cos(\omega_{1} - \omega_{2})t) \\ &+ \Big(3\frac{C_{3}}{4}\Big) \\ &+ \Big(C_{3}A^{3}\sin 3\omega_{1}t + B^{3}\sin 3\omega_{2}t\Big) \\ &+ \frac{3C_{3}A^{2}B}{2} \Big(\sin(2\omega_{1} - \omega_{2})t - \frac{1}{2}\sin(2\omega_{1} + \omega_{2})t\Big) \\ &+ \frac{3C_{3}A^{2}B}{2} \Big(\sin(-\omega_{1} + 2\omega_{2})t - \frac{1}{2}\sin(\omega_{1} + 2\omega_{2})t\Big) \\ &\dots + C_{n}(V_{in})^{n} \\ V_{out} &= C_{0} + C_{2} \Big(\frac{A^{2} + B^{2}}{2}\Big) \\ \Big(A^{3}\sin\omega_{1}t + B^{3}\sin\omega_{2}t + 2A^{2}B\sin\omega_{1}t + 2AB^{2}\sin\omega_{2}t\Big) \end{split}$$

In this expression, we recognize the second order intermodulation IM2 by the frequencies $(\omega_1-\omega_2)$ and $(\omega_1+\omega_2)$ and the third order intermodulation IM3 by the frequencies $(2\omega_1-\omega_2)$, $(2\omega_1+\omega_2)$, $(-\omega_1+2\omega_2)$ and $(\omega_1+2\omega_2)$.

The measurement of the intermodulation product of the driver is achieved by using the driver as a mixer by a summing amplifier configuration. In this way, the non-linearity problem of an external mixing device is avoided.

Figure 45: Non-inverting Summing Amplifier for Intermodulation measurements



The following graphs show the IM2 and the IM3 of the amplifier in different configurations. The two-tone input signal was generated by the multisource generator Marconi 2026. Each tone has the same amplitude. The measurement was performed using a HP3585A spectrum analyzer.



Figure 46: Intermodulation vs. Output Amplitude 370kHz & 400kHz, A_V =+1.5, R_{fb} =1k Ω , R_L =14 Ω diff., V_{CC} =±2.5V

Figure 47: Intermodulation vs. Output Amplitude 370kHz & 400kHz, A_V =+1.5, R_{fb} =1k Ω , R_L =28 Ω diff., V_{CC} =±2.5V



Figure 48: Intermodulation vs. Gain 370kHz & 400kHz, RL=20 Ω diff., Vout=6Vpp, V_{CC}=±2.5V



Figure 49: Intermodulation vs. Load 370kHz & 400kHz, A_V =+1.5, R_{fb} =1k Ω , Vout=6.5Vpp, V_{CC} =±2.5V



Figure 50: Intermodulation vs. Output Amplitude 100kHz & 110kHz, A_V =+4, R_{fb} =620 Ω , R_L =200 Ω diff., V_{CC} =±6V



Figure 51: Intermodulation vs. Output Amplitude 100kHz & 110kHz, A_V =+4, R_{fb} =620 Ω , R_L =50 Ω diff., V_{CC} =±6V





Figure 52: Intermodulation vs. Frequency Range A_V =+4, R_{fb} =620 Ω , R_L =50 Ω diff., Vout=16Vpp, V_{CC}=±6V

Figure 53: Intermodulation vs. Output Amplitude 370kHz & 400kHz, A_V =+4, R_{fb} =620 Ω , R_L =200 Ω diff., V_{CC} =±6V



Figure 54: Intermodulation vs. Output Amplitude 370kHz & 400kHz, A_V =+4, R_{fb} =620 Ω , R_L =50 Ω diff., V_{CC} =±6V



PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

In the ADSL frequency range, printed circuit board parasites can affect the closed-loop performance.

The implementation of a proper ground plane on both sides of the PCB is mandatory to provide low inductance and low resistance common return. The most important factors affecting gain flatness and bandwidth are stray capacitances at the output and inverting input. To minimize these capacitances, the space between signal lines and ground plane should be increased. Feedback components connections must be as short as possible in order to decrease the associated inductance which affects high frequency gain errors. It is very important to choose the smallest possible external components, for example, surface mounted devices (SMD) in order to minimize the size of all DC and AC connections.

THERMAL INFORMATION

The TS616 is housed in an Exposed-Pad plastic package. As depicted in figure 55, this package uses a lead frame upon which the die is mounted. This lead frame is exposed as a thermal pad on the underside of the package. The thermal contact is direct with the dice. This thermal path provides excellent colling.

The thermal pad is electrically isolated from all pins in the package. It should be soldered to a copper area of the PCB underneath the package. Through these thermal paths within this copper area, heat can be conducted away from the package. In this case, the copper area should be connected to $(-V_{CC})$.

Figure 55: Exposed-Pad Package



Figure 56: Evaluation Board



Figure 57: Schematic Diagram

<u>ل</u>رکا



Figure 58: Component Locations - Top Side



Figure 59: Component Locations - Bottom Side



Figure 60: Top Side Board Layout



Figure 61: Bottom Side Board Layout



NOISE MEASUREMENT

Figure 62: Noise Model



eN : input voltage noise of the amplifier iNn : negative input current noise of the amplifier iNp : positive input current noise of the amplifier The closed loop gain is :

$$A_V = g = 1 + \frac{R_{fb}}{R_g}$$

The six noise sources are :

$$V1 = eN \times \left(1 + \frac{R2}{R1}\right)$$

$$V2 = iNn \times R2$$

$$V3 = iNp \times R3 \times \left(1 + \frac{R2}{R1}\right)$$

$$V4 = -\frac{R2}{R1} \times \sqrt{4kTR1}$$

$$V5 = \sqrt{4kTR2}$$

$$V6 = \left(1 + \frac{R2}{R1}\right)\sqrt{4kTR3}$$

We assume that the thermal noise of a resistance R is:

 $\sqrt{4kTR\Delta F}$ wher ΔF is the specified bandwidth. On 1Hz bandwidth the thermal noise is reduced to $\sqrt{4kTR}$ k is the Boltzmann's constant, equal to 1,374.10-23J/°K. T is the temperature (°K).

The output noise eNo is calculated using the Superposition Theorem. However it is not the simple sum of all noise sources. The square root of the sum of the square of each noise source.

$$eNo = \sqrt{V1^{2} + V2^{2} + V3^{2} + V4^{2} + V5^{2} + V6^{2}}, (eq1)$$

$$eNo^{2} = eN^{2} \times g^{2} + iNn^{2} \times R2^{2} + iNp^{2} \times R3^{2} \times g^{2}$$

$$+ \left(\frac{R2}{R1}\right)^{2} \times 4kTR1 + 4kTR2 + \left(1 + \frac{R2}{R1}\right)^{2} \times 4kTR3, (eq2)$$

The input noise of the instrumentation must be extracted from the measured noise value. The real output noise value of the driver is:

eNo =
$$\sqrt{(\text{Measured})^2 - (\text{instrumentation})^2}$$
, (eq3)

The input noise is called the Equivalent Input Noise as it is not directly measured but it is evaluated from the measurement of the output divided by the closed loop gain (eNo/g).

After simplification of the fourth and the fifth term of (eq2) we obtain:

$$eNo^{2} = eN^{2} \times g^{2} + iNn^{2} \times R2^{2} + iNp^{2} \times R3^{2} \times g^{2}$$
$$\dots + g \times 4kTR2 + \left(1 + \frac{R2}{R1}\right)^{2} \times 4kTR3, (eq4)$$

Measurement of eN:

We assume a short-circuit on the non-inverting input (R3=0). (eq4) comes:

$$eNo = \sqrt{eN^2 \times g^2 + iNn^2 \times R2^2 + g \times 4kTR2}, (eq5)$$

In order to easily extract the value of eN, the resistance R2 will be chosen as low as possible. In the other hand, the gain must be large enough. R1=10 Ω , R2=910 Ω , R3=0, Gain=92 Equivalent Input Noise: 2.57nV/ \sqrt{Hz} Input Voltage Noise: eN=2.5nV/ \sqrt{Hz}

Measurement of iNn:

R3=0 and the output noise equation is still the (eq5). This time the gain must be decreased to decrease the thermal noise contribution. R1=100 Ω , R2=910 Ω , R3=0, Gain=10.1 Equivalent Input Noise: 3.40nV/ \sqrt{Hz} Negative Input Current Noise: iNn =21pA/ \sqrt{Hz}

Measurement of iNp:

To extract iNp from (eq3), a resistance R3 is connected to the non-inverting input. The value of R3 must be chosen in order to keep its thermal noise contribution as low as possible against the iNp contribution.

R1=100 Ω , R2=910 Ω , R3=100 Ω , Gain=10.1 Equivalent Input Noise: 3.93nV/ \sqrt{Hz}

Positive Input Current Noise: iNp=15pA/\/Hz

Conditions: frequency=100kHz, V_{CC}= \pm 2.5V Instrumentation: Spectrum Analyzer HP3585A (input noise of the HP3585A: 8nV/ \sqrt{Hz})

POWER SUPPLY BYPASSING

Correct power supply bypassing is very important for optimizing the performance in high frequency ranges. Bypass capacitors should be placed as close as possible to the IC pins to improve high frequency bypassing. A capacitor greater than 1μ F is necessary to minimize the distortion. For a better quality bypassing a capacitor of 10nF can be added using the same implementation conditions. Bypass capacitors must be incorporated for both the negative and the positive supply.

Figure 63: Circuit for Power Supply Bypassing



SINGLE POWER SUPPLY

The following figure shows the case of a 5V single power supply configuration

Figure 64: Circuit for +5V single supply



The TS616 operates with power supplies from 12V down to 5V. This can be achieved by either a dual power supplies of \pm 6V or \pm 2.5V or a single power supply of 12V or 5V referenced to the ground. In the case of asymmetrical supply, a new biasing is necessary to assume a positive output dynamic range between 0V and +V_{CC} supply rails. Considering the values of VOH and VOL, the amplifier will provide an output dynamic from +0.5V to 10.6V on 25 Ω load for a 12V supply and from 0.45V to 3.8V on 10 Ω load for a 5V supply.

The amplifier must be biased with a mid-supply (nominally $+V_{CC}/2$), in order to maintain the DC component of the signal at this value. Several options are possible to provide this bias supply, such as a virtual ground using an operational amplifier or a two-resistance divider (which is the cheapest solution). A high resistance value is required to limit the current consumption. On the other hand, the current must be high enough to bias the non-inverting input of the amplifier. If we consider

this bias current ($30\mu A$ max.) as the 1% of the current through the resistance divider to keep a stable mid-supply, two resistances of $2.2k\Omega$ can be used in the case of a 12V power supply and two resistances of 820Ω can be used in the case of a 5V power supply.

The input provides a high pass filter with a break frequency below 10Hz which is necessary to remove the original 0 volt DC component of the input signal, and to fix it at $+V_{CC}/2$.

CHANNEL SEPARATION - CROSSTALK

The following figure shows the crosstalk from an amplifier to a second amplifier. This phenomenon, accentuated at high frequencies, is unavoidable and intrinsic to the circuit.

Nevertheless, the PCB layout also has an effect on the crosstalk level. Capacitive coupling between signal wires, distance between critical signal nodes and power supply bypassing are the most significant factors.

Figure 65: Crosstalk vs. Frequency $A_V=+4$, $R_{fb}=620\Omega$, $V_{CC}=\pm6V$, Vout=2Vp

لركم



CHOICE OF THE FEEDBACK CIRCUIT

 Table 1: Closed-Loop Gain - Feedback Components



INVERTING AMPLIFIER BIASING

In this case a resistance R is necessary to achieve good input biasing, see Figure 66.

This resistance is calculated by assuming the negative and positive input bias current. The aim is to compensate for the offset bias current which could affect the input offset voltage and the output DC component. Assuming Ib-, Ib+, Rin, Rfb and a zero volt output, the resistance R comes: R = Rin // Rfb.

Figure 66: Compensation of the Input Bias Current



ACTIVE FILTERING

Figure 67: Low-Pass Active Filtering. Sallen-Key



The resistors R_{fb} and R_G give the gain of the filter as a classical non-inverting amplification configuration :

$$A_{V} = g = 1 + \frac{R_{fb}}{R_{g}}$$

Assume the following expression is the response of the system:

$$T_{j\omega} = \frac{Vout_{j\omega}}{Vin_{j\omega}} = \frac{g}{1 + 2\zeta \frac{j\omega}{\omega_{c}} + \frac{(j\omega)^{2}}{\omega_{c}^{2}}}$$

the cut-off frequency is not gain-dependent and it becomes:

$$\omega_{\rm c} = \frac{1}{\sqrt{R1R2C1C2}}$$

The damping factor becomes:

$$\zeta = \frac{1}{2}\omega_{c}(C_{1}R_{1} + C_{1}R_{2} + C_{2}R_{1} - C_{1}R_{1}g)$$

The higher the gain, the more sensitive the damping factor is. When the gain is higher than 1 it is preferable to use very stable resistors and capacitances values.

In the case of R1=R2:

$$\zeta = \frac{2C_2 - C_1 \frac{\kappa_{fb}}{R_g}}{2\sqrt{C_1 C_2}}$$

INCREASING THE LINE LEVEL BY USING AN ACTIVE IMPEDANCE MATCHING

With passive matching, the output signal amplitude of the driver must be twice the amplitude on the load. To go beyond this limitation, active matching impedance can be used. With this technique, it is possible to keep good impedance matching with an amplitude on the load higher than half of the output driver amplitude. This concept is shown in Figure 68 for a differential line.

Figure 68: TS616 as a differential line driver with an active impedance matching



Component Calculation

Let us consider the equivalent circuit for a single-ended configuration as shown in Figure 69.

Figure 69: Single ended equivalent circuit



Let us consider the unloaded system. Assuming the currents through R1, R2 and R3 are respectively:

$$\frac{2Vi}{R1}$$
, $\frac{(Vi - Vo^{\circ})}{R2}$ and $\frac{(Vi + Vo)}{R3}$

as Vo° equals Vo without load, the gain in this case becomes :

$$G = \frac{Vo(noload)}{Vi} = \frac{1 + \frac{2R2}{R1} + \frac{R2}{R3}}{1 - \frac{R2}{R3}}$$

The gain, for the loaded system will be (eq1):

$$GL = \frac{Vo(with load)}{Vi} = \frac{1}{2} \frac{1 + \frac{2R^2}{R1} + \frac{R^2}{R3}}{1 - \frac{R^2}{R3}}, (eq1)$$

As shown in Figure70, this system is an ideal generator with a synthesized impedance as the internal impedance of the system. From this, the output voltage becomes:

$$Vo = (ViG) - (Rolout),(eq2)$$

with Ro the synthesized impedance and lout the output current. On the other hand Vo can be expressed as:

$$Vo = \frac{Vi\left(1 + \frac{2R2}{R1} + \frac{R2}{R3}\right)}{1 - \frac{R2}{R3}} - \frac{Rs1lout}{1 - \frac{R2}{R3}}, (eq3)$$

By identification of both equations (eq2) and (eq3), the synthesized impedance is, with Rs1=Rs2=Rs:

$$Ro = \frac{Rs}{1 - \frac{R2}{R3}}, (eq4)$$

Figure 70: Equivalent schematic. Ro is the synthesized impedance.



Unlike the level Vo° required for a passive impedance, Vo° will be smaller than 2Vo in our case. Let us write Vo°=kVo with k the matching factor varying between 1 and 2. Assuming that the current through R3 is negligible, (eq4) becomes the following :

$$Ro = \frac{kVoRL}{RL + 2Rs1}$$

After choosing the k factor, Rs will equal to 1/2RL(k-1).

A good impedance matching assumes:

$$Ro = \frac{1}{2}RL,(eq5)$$

(eq4) and (eq5) give :

$$\frac{R2}{R3} = 1 - \frac{2Rs}{RL}, (eq6)$$

By fixing an arbitrary value of R2, (eq6) becomes :

$$R3 = \frac{R2}{1 - \frac{2Rs}{RL}}$$

Finally, the values of R2 and R3 allow us to extract R1 from (eq1), and it becomes:

57

R1 =
$$\frac{2R2}{2(1-\frac{R2}{R3})GL-1-\frac{R2}{R3}}$$
,(eq7)

with GL the required gain.

Table 2 : Components Calculation for ImpedanceMatching Implementation

GL (gain for the loaded system)	GL is fixed for the application requirements GL=Vo/Vi=0.5(1+2R2/R1+R2/R3)/(1-R2/R3)
R1	2R2/[2(1-R2/R3)GL-1-R2/R3]
R2 (=R4)	Abritrary fixed
R3 (=R5)	R2/(1-Rs/0.5RL)
Rs	0.5RL(k-1)
Load viewed by each driver	kRL/2

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC MICROPACKAGE (SO Exposed-Pad)



Dim		Millimeters		Inches		
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А	1.350		1.750	0.053		0.069
A1	0.000		0.250	0.001		0.010
A2	1.100		1.650	0.043		0.065
В	0.330		0.510	0.013		0.020
С	0.190		0.250	0.007		0.010
D	4.800		5.000	0.189		0.197
D1		3.10			0.122	
Е	3.800		4.000	0.150		0.157
E1		2.41			0.095	
е		1.270			0.050	
Н	5.800		6.200	0.228		0.244
h	0.250		0.500	0.010		0.020
L	0.400		1.270	0.016		0.050
k	0d		8d	0d		8d
ddd			0.100			0.004

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom

© http://www.st.com

