www.ti.com

SCDS312A - NOVEMBER 2010 - REVISED NOVEMBER 2010

7-CHANNEL, 1:2 VIDEO SWITCH WITH INTEGRATED LEVEL SHIFTERS

Check for Samples: TS3V713EL

FEATURES

- Supports 7-channel VGA Signals (R, G, B, H_{SYNC}, V_{SYNC}, DDC CLK, and DDC DAT)
- · Operating Voltage
 - $V_{DD} = 3.3 \text{ V } \pm 10\%$
 - $V_{DD 5} = 5 V \pm 10\%$
- High Bandwidth of 1.3 GHz (-3 dB)
- . R, G, B Switches
 - $R_{ON} = 4 \Omega$ (Typ.)
 - $C_{ON} = 8 pF (Typ.)$
- Integrated Level Shifting Buffers for H_{SYNC} and V_{SYNC} Channels
- Voltage Clamping NMOS Switches for SCL and SDA Channels
- ESD Performance (Pins 12–15, 17–22, 24–27)
 - ±2-kV Contact Discharge (IEC61000-4-2)
 - 8 kV Human Body Model (JESD22-A114E)
- ESD Performance (All Pins)
 - 4 kV Human Body Model (JESD22-A114E)
- 32-Pin Quad Flat Pack No-Lead (QFN) Package

RTG PACKAGE (TOP VIEW) VDD GND SEL VDD GND [32] [30] [29] [28] R1 R0 G0 R2 2 **GND** G1 37 **VDD** G2 B0 VDD 5 **GND** H0 6 22 В1 V0 21 B2 7 N.C. 8 20 H1 SDA0 9 [19 H2 SCL0 10 18 V1 **GND** 57 V2

The exposed center pad must be connected to GND.

APPLICATIONS

- Notebook Computers
- Docking Stations
- KVM Switches

DESCRIPTION/ORDERING INFORMATION

The TS3V713EL is a high bandwidth, 7-channel video multiplexer/demultiplexer for switching between a single VGA source and one of two end points. The device is designed for ensuring video signal integrity and minimizing video signal attenuation by providing high bandwidth of 1.3 GHz.

The TS3V713EL has integrated level shifting buffers for the H_{SYNC} and V_{SYNC} signals which provide voltage level translation between 3.3V and 5V logic. The SCL and SDA lines use NMOS switches which clamp the output voltage to 1 V below V_{DD} .

The video signals are protected against ESD with integrated diodes to V_{DD} and GND that support levels up to ±2 kV Contact Discharge (IEC61000-4-2) and 8 kV Human Body Model (JESD22-A114E).

ORDERING INFORMATION(1)

T _A		PACKA	GE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 8	85°C	QFN – RTG	Tape and reel	TS3V713ELRTGR	TF713EL		


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




TYPICAL APPLICATION DIAGRAM





LOGIC DIAGRAM



- A. Supply for $H_{\mbox{\scriptsize SYNC}}$ and $V_{\mbox{\scriptsize SYNC}}$ translators
- B. Output clamped to V_{DD} 1 V

FUNCTION TABLE

	FUNC	CTION
SEL	R ₀ , G ₀ , B ₀ , H ₀ , V ₀ , SCL ₀ , SDA ₀	Hi-Z
L	R ₁ , G ₁ , B ₁ , H ₁ , V ₁ , SCL ₁ , SDA ₁	R ₂ , G ₂ , B ₂ , H ₂ , V ₂ , SCL ₂ , SDA ₂
Н	R ₂ , G ₂ , B ₂ , H ₂ , V ₂ , SCL ₂ , SDA ₂	R ₁ , G ₁ , B ₁ , H ₁ , V ₁ , SCL ₁ , SDA ₁



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Supply valtage renge		-0.5	4.6	V
V_{DD_5}	Supply voltage range		-0.5	6.5	V
$V_{I/O}$	Analog voltage range (2)(3)	-0.5	$V_{DD} + 0.5$	V	
V_{IN}	Digital input voltage range (2)(3)	SEL, H, V	-0.5	6.5	V
I _{I/OK}	Analog port diode current	V _{I/O} < 0 V		-50	mA
I_{IK}	Digital input clamp current	V _{IN} < 0 V		-50	mA
I _{I/O}	ON-state switch current	R, G, B, SCL, SDA	-128	128	mA
I_{DD}	Continuous current through V _{DD} or GND		-100	100	mA
I_{GND}	Continuous current timought VDD of Citiz		100	100	110 (
θ_{JA}	Package thermal impedance (4)	RTG package ⁽⁴⁾		39.2	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V_{DD}	Supply voltage		3	3.6	V
V_{DD_5}	Supply voltage for H and V channels		4.5	5.5	V
V_{IN}	Digital control input voltage	SEL, H, V	0	5.5	V
V_{IH}	High-level control input voltage	SEL, H, V	2		V
V_{IL}	Low-level control input voltage	SEL, H, V		0.8	V
I _{OH}	High-level output current	H, V		-8	mA
I_{OL}	Low-level output current	H, V		8	mA
T _A	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	-40	85	°C

 All unused control inputs of the device must be held at V_{DD} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-1.

www.ti.com

ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range, V_{DD} = 3.3 V ±0.3 V, V_{DD} 5 = 5 V ±0.5 V (unless otherwise noted)

	PARAMETER			TEST CONDITION	NS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Digital input clamp voltage	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	I _{IN} = -18 mA				-0.8	-1.2	V
r _{ON}	ON-state resistance	R, G, B SCL, SDA	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$\begin{array}{l} 0 \ V \leq V_{I/O} \leq \\ V_{DD}, \end{array}$	I _{I/O} = -40) mA		3 4	6 8	Ω
r _{ON(fl} at)	ON-state resistance flatness ⁽³⁾	R, G, B	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$) mA		0.2	1	Ω
Δr _{ON}	ON-state resistance match between channels (4)	R, G, B	$V_{DD} = 3.6 \text{ V},$ $0 \text{ V} \le V_{I/O} \le$ $V_{DD,5} = 5.5 \text{ V},$ $V_{DD},$ $V_{DD} = -40$		O mA		0.2	1	Ω	
I _{IH}	Digital input high leakage current	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$					±1	μΑ
I _{IL}	Digital input low leakage current	SEL, H, V	$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	V _{IN} = GND					±1	μΑ
I _{OFF}	Leakage under power off conditions	All outputs	$V_{DD} = 0 V,$ $V_{DD_5} = 0 V,$	$V_{I/O} = 0 \text{ to } 3.6$ V,	$V_{IN} = 0 t$	o 5.5 V			±1	μΑ
C _{IN}	Digital input capacitance	SEL, H, V	f = 10 MHz	$V_{IN} = 0$,				4		pF
C	Switch OFF	R, G, B	f = 10 MHz	$V_{I/O} = 0 V$	Output	Switch		2.5		pF
C _{OFF}	capacitance	SCL, SDA	1 = 10 WH 12	V _{I/O} = 0 V,	open,	OFF		2.3		ρг
C _{ON}	Switch ON	R, G, B	f = 10 MHz	$V_{I/O} = 0 V$,	Output	Switch		8		pF
OON	capacitance	SCL, SDA	1 - 10 10112	V _{1/O} = 0 V,	open,	ON		8.2		Ρı
V _{OH}	High-level output voltage	H, V	$V_{IN} = V_{IH}$	$I_{OH} = -8 \text{ mA}$			3.8			V
V _{OL}	Low-level output voltage	H, V	$V_{IN} = V_{IH}$	$I_{OL} = 8 \text{ mA}$					0.5	V
V _{HYS}	Voltage hysteresis	H, V						200	300	mV
I _{DD}	V _{DD} supply current		$V_{DD} = 3.6 \text{ V},$ $V_{DD_5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$ or GND,	I _{I/O} = 0 mA,			200	500	μА
I _{DD_5}	V _{DD_5} supply current		$V_{DD} = 3.6 \text{ V},$ $V_{DD_{-}5} = 5.5 \text{ V},$	$V_{IN} = V_{DD}$ or GND,	I _{I/O} = 0 mA,				50	μΑ

 $[\]begin{array}{lll} \text{(1)} & V_{\text{I}}, \ V_{\text{O}}, \ I_{\text{I}}, \ \text{and} \ I_{\text{O}} \ \text{refer} \ \text{to} \ \text{I/O} \ \text{pins.} \ V_{\text{IN}} \ \text{refers} \ \text{to} \ \text{the control inputs.} \\ \text{(2)} & \text{All typical values are at} \ V_{\text{DD}} = 3.3 \text{V}, \ V_{\text{DD}_5} = 5 \text{V} \ \text{(unless otherwise noted)}, \ T_{\text{A}} = 25 ^{\circ} \text{C}. \\ \text{(3)} & r_{\text{ON}(\text{flat})} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ r_{\text{ON}} \ \text{in} \ \text{a} \ \text{given channel} \ \text{at specified voltages.} \\ \text{(4)} & \Delta r_{\text{ON}} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ r_{\text{ON}} \ \text{from center} \ \text{port to} \ \text{any other} \ \text{ports.} \\ \end{array}$



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{DD} = 3.3 V ±0.3 V, V_{DD 5} = 5 V ±0.5 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
	R ₀ ,G ₀ , B ₀	R ₁ , G ₁ , B ₁ or R ₂ , G ₂ , B ₂		0.25		
t _{pd} ⁽¹⁾	SCL ₀ , SDA ₀	SCL ₁ , SDA ₁ or SCL ₂ , SDA ₂		0.25		ns
	H0,V0	H1, V1 or H2, V2		3	7	
t _{PHZ} , t _{PLZ} ⁽²⁾	SEL	R ₁ , G ₁ , B ₁ , SCL ₁ , SDA ₁ or R ₂ , G ₂ , B ₂ , SCL ₂ , SDA ₂	0.5		11	ns
	SEL	H ₁ , V ₁ or H ₂ , V ₂	0.5		13	
t _{PZH} , t _{PZL} ⁽³⁾	SEL	R ₁ , G ₁ , B ₁ , SCL ₁ , SDA ₁ or R ₂ , G ₂ , B ₂ , SCL ₂ , SDA ₂	0.5		11	ns
	SEL	H ₁ , V ₁ or H ₂ , V ₂	0.5		13	
t _{sk(o)} (4)	I		0.05	0.1	ns	
t _{sk(p)} (5)	I		0.05	0.1	ns	

⁽¹⁾ The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

DYNAMIC CHARACTERISTICS

over recommended operating free-air temperature range, V_{DD} = 3.3 V ±0.3 V, V_{DD 5} = 5 V ±0.5 V (unless otherwise noted)

PARAI	METER		TEST CONDITIONS				
X _{TALK}	R, G, B	$R_L = 50 \Omega$	f = 250 MHz	-50	dB		
O _{IRR}	R, G, B	$R_L = 50 \Omega$	f = 250 MHz	-40	dB		
BW	R, G, B	R _L = 50 Ω	Switch ON	1.3	GHz		

(1) All typical values are at V_{DD} = 3.3 V, $V_{DD_{-5}}$ = 5 V (unless otherwise noted)

⁽²⁾ Line disable time: SEL to input and output; also called "SEL to Switch Turn Off Time."

⁽³⁾ Line enable time: SEL to input and output; also called "SEL to Switch Turn On Time."

⁴⁾ Output skew between center channel to any other channel.

⁽⁵⁾ Skew between opposite transitions of the same output. $|t_{PHL} - t_{PLH}|$



TYPICAL CHARACTERISTICS




Figure 1. Gain vs Frequency




Figure 3. Crosstalk vs Frequency




Figure 2. Off Isolation vs Frequency





Figure 4. R_{ON} vs V_O



TYPICAL CHARACTERISTICS (continued)






Figure 6. $V_{\rm O}$ vs $V_{\rm I}$




Figure 7. $V_{\rm O}$ vs $V_{\rm I}$





Figure 8. $V_{\rm O}$ vs $V_{\rm I}$




PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V _{DD_5}	V_{DD}	S1	R_L	V _{in}	CL	V_{Δ}
t_{PLZ}/t_{PZL}	5 V± 0.5 V	3.3 V± 0.3 V	$2 \times V_{DD}$	200 Ω	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	5 V± 0.5 V	3.3 V± 0.3 V	GND	or 1 kΩ*	V _{DD}	10 pF	0.3 V

 $^{{}^*}R_L = 200 \Omega$ applies to all switch outputs

 $R_1 = 1 k\Omega$ applies to all buffer outputs




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is lowexcept when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, $t_r \le 2.5$ ns. $t_r \le 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 9. Test Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION (Propagation Delay and Skew)



TEST	V_{DD}	V _{DD_5}	S1	R _L	V _{in}	CL
$t_{sk(o)}$	3.3 V ± 0.3 V	5 V ± 0.5 V	Open	200 Ω*	V _{DD} or GND	10 pF
t _{sk(p)}	3.3 V ± 0.3 V	5 V ± 0.5 V	Open	or 1 kΩ	V _{DD} or GND	10 pF

 ${}^*R_L = 200 \Omega$ applies to all switch outputs

 $R_1 = 1 \text{ k}\Omega$ applies to all buffer outputs




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is lowexcept when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- (1) $2 V \pm 0.2 V$ for SCL, SDA

Figure 10. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



A. C_L includes probe and jig capacitance.

Figure 11. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL}=0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL}=0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and the output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 13. Test Circuit for Off Isolation (OIRR)

Off isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_s is the input, the output is measured at $1B_2$. All unused analog input (A) ports are connected to GND, and the output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3V713ELRTGR	ACTIVE	WQFN	RTG	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TF713EL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3V713ELRTGR	WQFN	RTG	32	3000	330.0	16.4	3.3	6.3	1.0	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3V713ELRTGR	WQFN	RTG	32	3000	367.0	367.0	38.0

RTG (R-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Reference JEDEC MO-220.



RTG (R-PWQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RTG (R-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated