



TRF1222

SLWS171A-APRIL 2005-REVISED DECEMBER 2005

3.5-GHz Integrated Up-Converter

FEATURES

- Performs Up-Conversion in 3.5-GHz Radios (3300-3800 MHz)
- Integrated IF amplifier, Mixer and LO Buffer
 Amplifier
- Provision for external Image Reject / Band-Pass Filter
- TTL Switched Attenuator For Gain Control
- TTL Controlled Amplifier Power Down

KEY SPECIFICATIONS

- RF Frequency Range: 3300-3800 MHz
- 18 dB of Gain with 16-dB Digital Attenuator
- Output P-1dB: +14 dBm, Typical
- Output IP3: +24 dBm, Typical
- LO Drive Level = 0 dBm, Typical

DESCRIPTION

The TRF1222 up-converts a UHF IF signal to an RF signal in the 3300 to 3800 MHz range for 3.5-GHz radio applications. The TRF1222 has 18 dB of gain and an output P-1dB of 14 dBm, typical. A TTL compatible, 1-bit 16-dB digital attenuator is provided for gain control and the IF and RF amplifiers can be shut off via a TTL control signal for power critical or TDD applications. In order to provide system requirements for LO/spurious rejection, the TRF1222 offers a signal path to an off-chip band-pass filter. Specifications are provided assuming an in-band 2-dB insertion loss filter.

The TRF1222 is designed to complete the second up-conversion in Texas Instruments complete 3.5-GHz chip set. The linear nature of the up-converter makes it ideal for complex modulations schemes such as high order QAM or OFDM.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DEVICE INFORMATION

LPCC-32 PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS

TERMINAL		1/0	TVDE	DESCRIPTION					
NO.	NAME								
1	IADJ			Not connected for normal operation. Amplifier bias adjustment. Do not ground this pin or connect to any other pin.					
2	VDD2	I	Power	RF amplifier bias 5 V					
3, 5, 9, 11, 15, 16, 21, 28,29, 30, 32	GND			Ground					
4	UCATTN	I	Digital	Logic high is high gain; logic low reduces gain by 16 dB. Normally set high.					
6	RFO	0	Analog	RF output from RF amplifier					
7	LOADJ1			Not connected for normal operation. LO common gate bias adjustment. Do not ground this pin or connect to any other pin.					
8	VNEG	I	Power	Negative bias used for enable circuitry -5 V. This pin can be grounded if the user does not use the UCEN pin to turnoff the amplifier. If the VNEG is grounded the UCEN pin should be tied high.					
10	LOADJ2			Not connected for normal operation. LO amplifier bias adjustment. Do not ground this pin or connect to any other pin.					
12	LOP	I	Analog	LO input, positive, internally ac-coupled					
13	LON	I	Analog	LO input, negative, internally ac-coupled					
14	VDDLO	I	Power	Positive power for LO amplifier, 5 V					
17	VDDIFN	I	Analog	VDD supply for IF amplifier, negative, 5 V					
18	VDDIFP	I	Analog	VDD supply for IF amplifier, positive, 5 V					
19	IFI P	I	Analog	IF input, positive, dc-coupled, typical dc voltage is 1.2 V					

TERMINAL FUNCTIONS (continued)

TERMINAL		1/0	TYPE	DESCRIPTION				
NO.	NAME	1/0	ITPE	DESCRIPTION				
20	IFI N	Ι	Analog	IF input, negative, dc-coupled typical dc voltage is 1.2 V				
22	MXRO	0	Analog	Output of mixer (after balun) 50- Ω impedance with high impedance dc ground.				
23	UCEN	Ι	Digital	Set high to enable IF amplifier and RF amplifiers				
24	MXRADJ	0	Analog	Normally grounded. Provide 0- Ω jumper to ground.				
25	IFADJ			Not connected for normal operation. IF amplifier bias adjustment. Do not ground this pin or connect to any other pin.				
26	VDDIF	Ι	Power	Positive supply for IF bias circuitry 5 V				
27	RFI	Ι	Analog	Input to RF amplifier, 50- Ω impedance, internally ac-coupled				
31	VDD1	Ι	Power	RF amplifier bias 5 V				
Back	GND			Back of package has metal base that must be grounded for thermal and RF performance.				

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
VDD	Positive dc supply voltage	0 to 5.5	V
-VDD	Negative dc supply voltage	-5.5 to 0	V
P _{IN}	RF input power	10	dBm
TJ	Junction temperature	200	°C
PD	Power dissipation	1	W
	Digital input pins	-0.3 to 5.5	V
θ _{jc}	Thermal resistance junction-to-case ⁽¹⁾	9.01	°C/W
T _{stg}	Storage temperature	-40 to 105	°C
T _{op}	Operating temperature	-40 to 85	°C
	Lead temperature (40 Sec Max)	260	°C

(1) Thermal resistance is junction to ambient assuming thermal pad with 16 thermal vias under package metal base. See the recommended PCB layout.

ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC CHARACTERISTICS							
V _{DD}	Positive supply voltage		4.75	5	5.25	V	
I _{DD}	Positive supply current (total)			175	200	mA	
V _{NEG}	Negative supply voltage		-5.25	-5	-4.75	V	
I _{NEG}	Negative supply current			3	6	mA	
I _{VDD2}	Supply current RF 2, pin 2			50		mA	
I _{LO}	Supply current, LO, pin 14			50		mA	
I _{IF}	Supply current, IF	Pin 17, 18, and 26 combined		47		mA	
I _{VDD1}	Supply current RF1, pin 31			28		mA	
V _{IH}	Input high voltage		2.5	5		V	
V _{IL}	Input low voltage				0.8	V	
I _{IH}	Input high current				300	μA	
I _{IL}	Input low current				-50	μΑ	

ELECTRICAL CHARACTERISTICS

Unless otherwise stated V_{DD} = 5 V, FRF = 3500 MHz, I_{DD} = 160 mA, VNEG = -5 V, FRF = 3.5 GHz, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FIF	IF input frequency			325		MHz
IRF	RF output frequency		3300		3800	MHz
G	Gain	UCATTN = TTL high, input IF impedance is $100-\Omega$ differential		22		dB
Δ_{ATTN}	Switched attenuator range	UCATTN from high-to-low		16		dB
G _{NB}	Gain flatness / 6 MHz				0.2	dB
OP-1dB	Output power at 1-dB compression, high gain	UCATTN = TTL high		14		dBm
OIP3	Output 3rd order intercept point, high gain	UCATTN = TTL high		24		dBm
	Gain - IF to MXRO	UCATTN = TTL high		1		dB
	Gain - RFI to RFO	UCATTN = TTL high		21		dB
P _{LO}	LO input power	Referenced to $100-\Omega$ differential	-3	0	3	dB
	LO to RFO leakage ⁽¹⁾	LO input = 0 dBm		-5		dBm

(1) Performance is sensitive to impedance termination and board layout.

APPLICATION INFORMATION

A typical application schematic is shown in Figure 3.

The PCB material recommendations are shown in Table 1 and Figure 2.

Table 1. PCB Recommendations

	1
Board Material	FR4
Board Material Core Thickness	10 mil
Copper Thickness (starting)	1 oz
Prepreg Thickness	8 mil
Recommended Number of Layers	4
Via Plating Thickness	½ 0Z
Final Plate	White immersion tin
Final Board Thickness	33–37 mil







SOLDER MASK: NO SOLDERMASK UNDER CHIP, ON LEAD PADS OR ON GROUND CONNECTIONS.

16 VIA HOLES, EACH 0.38 mm.

DIMENSIONS in mm

NOTE: Top and bottom surface finish: copper flash with 50–70 μin white tin immersion.

Figure 2. PCB Construction and Via Cross Section



Place 100pF capacitors as close as possible to package pins.

- A. Connect pin 24 to ground through a $0-\Omega$ resistor.
- B. Place 33-nH inductors close to package pins.
- C. Place 100-pF capacitors close as possible to package pins.

Figure 3. Recommended Application Schematic





Figure 4. Package Outline 5 mm x 5 mm LPCC 32-Pin Leadless Package

PLASTIC QUAD FLATPACK



RTM (S-PQFP-N32)

- B. This drawing is subject to change without notice.
- С. Д QFN (Quad Flatpack No-Lead) Package configuration.
 - The Package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-220.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TRF1222IRTMR	ACTIVE	QFN	RTM	32	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TRF1222IRTMRG3	ACTIVE	QFN	RTM	32	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TRF1222IRTMT	ACTIVE	QFN	RTM	32	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TRF1222IRTMTG3	ACTIVE	QFN	RTM	32	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC QUAD FLATPACK



RTM (S-PQFP-N32)

- B. This drawing is subject to change without notice.
- С. Д QFN (Quad Flatpack No-Lead) Package configuration.
 - The Package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated