

TR3002

PLL for general purpose

Data Sheet

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. tenx does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. tenx products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.

AMENDMENT HISTORY

Version	Date	Description
V1.0	June, 2006	New release.
V1.1	Dec, 2011	Add Ordering Information table

CONTENTS

AMENDMENT HISTORY.....	2
Preliminary	4
DESCRIPTION	4
FEATURES	4
BLOCK DIAGRM	4
ABSOLUTE MAXIMUM RATINGS(Ta=25 °C).....	5
ELECTRICAL CHARACTERISTICS(Ta=-10~80 °C, VDD=2.2~3.6V _{op})...5	5
PIN DIAGRAM.....	5
PIN DESCRIPTION	6
FUNCTION DESCRIPTION.....	6
Serial I/O ports.....	6
Serial transfer format	6
Serial data transfer	6
Programmable counter	7
Setting programmable counter	7
Crystal oscillator pins(X1, X2).....	7
SYSTEM APPLICATION BLOCK.....	7
ORDERING INFORMATION	8
PACKAGE OUTLINE (MSOP8)	8

Preliminary


DESCRIPTION

The TR3002 is phase-locked loop (PLL) LSIs for general purpose application. All functions are controlled through 2 serial bus lines.

FEATURES

- Operate at input frequency ranging from 1.5~150 MHz during FMIN input .
- All functions controlled through 2 serial bus lines.
- CMOS structure with operating power supply rang of VDD=2.2~3.6V.

BLOCK DIAGRM



ABSOLUTE MAXIMUM RATINGS(Ta=25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	VDD	-0.3~6.0	V
Input Voltage	VIN	-0.3~VDD+0.3	V
Power Dissipation	PD	300	MW
Operating Temperature	TOPR	-10~80	°C

ELECTRICAL CHARACTERISTICS(Ta=-10~80°C,VDD=2.2~3.6V.)

Characteristic	Symbol	Test Condition/Pin	Min	Typ.	Max	Unit
Operating Power Supply Voltage	VDD	PLL operation (normal operating)	2.2	3	3.6	V
Operating Power Supply Current	IDD	VDD=3.0V, XT=4MHz, FMIN=100MHz	--	2	4	mA


Operating frequency range

Crystal Oscillation Frequency		Connect crystal resonator to X1- X2 terminal	1	4	20	MHz
FMIN		VIN=0.2Vp-p	1.5	~	150	MHz

Operating input amplitude range

FMIN		1.5~150MHz	0.2	~	VDD-0.5	Vp-p
------	--	------------	-----	---	---------	------

PIN DIAGRAM



PIN DESCRIPTION

Pin No.	Symbol	Pin name	Description
1	DO	Phase comparator Output	These pins are for phase comparator tri-state output.
2	X1	Crystal oscillator pins	These pins set the reference frequency of the reference counter.
3	X2		
4	DA	Shift register data input	These pins set the frequency of PLL.
5	CK	Shift register clock input	
7	FMIN	High frequency input	These pins input high frequency local oscillator signals by capacitor coupling.
6	VSS	Power supply pins	VDD=2.2~3.6V
8	VDD		


FUNCTION DESCRIPTION

Serial I/O ports

The block diagram shows that the functions are controlled by setting data in the 16 bits registers. Each bit of data in these registers is transferred through the serial ports between the controller and the DA and CK pins.

Serial transfer format

The serial transfer format consists of 16 data bits (Fig. 1).



$t1, t2, t3, t4 > 4\mu s$

Fig.1

Serial data transfer

Serial data are transferred in sync with the clock signal. Since the receiving side receives the serial data as valid data when the clock signal rises, it is effective for the sending side to produce output in sync with the clock signal fall.

Programmable counter

The programmable counter section consists of 16bit programmable binary counter.

Setting programmable counter

The divisor for the programmable counter is set as binary data in bits P0~P15.(fig.1)
Divisor setting range n=100H~FF00H (256~65280)

Crystal oscillator pins(X1, X2)

As fig.2 shows, the clock necessary for internal operation is produced by connecting a crystal oscillator between capacitors.





Fig.2

SYSTEM APPLICATION BLOCK



ORDERING INFORMATION



The ordering information:

Ordering number	Package
TR3002-000-52-X	MSOP 8-pin (118 mil)

Note: “-X” represents the package material:


- Package material: Pb-free Code: W
- Package material: Green Package Code: G

PACKAGE OUTLINE (MSOP8)




SYMBDLS	MIN.	NDM.	MAX.
A	—	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
L	0.40	0.60	0.80
L1	0.95 REF		
θ°	D	—	B

UNIT : MM



0.05



DETAIL A