

Features

- Wide-Supply Voltage Range: 1.6 V to 6.0 V
- Very Low Quiescent Current: 600 nA typ
- Fixed Threshold Voltage from 0.6 V to 5 V with 100 mV Step
- Adjustable Version with Low Threshold Voltage 0.405 V (min)
- Power-on Reset Generator with Adjustable Delay Time from 1.25 ms to 10 s
- High Threshold Accuracy 1% Typ
- Manual Reset MR Input
- Open-drain (TPV8308xD) RESET /RESET Output
- Push-pull (TPV8308xP) RESET /RESET Output
- Active Low RESET (TPV8308Lx) and Active High RESET (TPV8308Hx)
- Temperature Range: -40°C to 125°C
- Green Product, SOT23-6 and DFN2X2-6 Package

Applications

- Server and Data Center
- Surveillance and IP Camera
- Network Switches and Routers
- Solid State Drive
- Optical Communication Module

Description

The TPV8308 is a family of supervisory circuits to monitor a voltage rail from 0.405 V to 5 V, asserting an active low/active high open-drain or push-pull $\overline{\text{RESET}}$ /RESET output when the voltage of the sense pin drops below a fixed threshold or when the manual reset pin $\overline{\text{MR}}$ is logic low. The $\overline{\text{RESET}}$ /RESET output remains low/high for the user-adjusted delay time by the external capacitor after the sense voltage returns above the fixed threshold with a hysteresis and the manual reset MR return to logic high.

The threshold voltage of the TPV8308 device can achieve 1% accuracy. The delay time can be set to 1.25 ms to 10 s by connecting the external capacitor to the CT pin. The TPV8308 family has a very low typical quiescent current of 600 nA.

The TPV8308 is available in SOT23 and DFN2x2 packages. Its operating temperature range is from -40° C to $+125^{\circ}$ C.

Typical Application Circuit






Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings	5
ESD, Electrostatic Discharge Protection	5
Thermal Information	5
Electrical Characteristics	6
Typical Performance Characteristics	7
Detailed Description	8
Overview	8
Functional Block Diagram	8
Feature Description	8
Application and Implementation	10
Application Information	10
Tape and Reel Information	11
Package Outline Dimensions	12
SOT23-6	12
DFN2X2-6	13
Order Information	14
IMPORTANT NOTICE AND DISCLAIMER	15



Product Family Table

Order Number	Threshold Voltage (V _{ιτ})	Nominal Monitored Voltage	Marking	Package
TPV8308LDADJ-S6TR	0.405 V	Adjustable	LDJ	SOT23-6
TPV8308LD080-S6TR (1)	0.8 V	0.9 V	X08	SOT23-6
TPV8308LD160-S6TR	1.6 V	1.8 V	X16	SOT23-6
TPV8308LD170-S6TR (1)	1.7 V	1.9 V	X17	SOT23-6
TPV8308LD220-S6TR (1)	2.2 V	2.5 V	X22	SOT23-6
TPV8308LD270-S6TR (1)	2.7 V	3.0 V	X27	SOT23-6
TPV8308LD300-S6TR	3.0 V	3.3 V	X30	SOT23-6
TPV8308LD400-S6TR (1)	4.0 V	5.0 V	X40	SOT23-6
TPV8308LD420-S6TR (1)	4.2 V	5.0 V	X42	SOT23-6
TPV8308HDADJ-S6TR (1)	0.405 V	Adjustable	HDJ	SOT23-6
TPV8308LPADJ-S6TR (1)	0.405 V	Adjustable	LPJ	SOT23-6
TPV8308HPADJ-S6TR (1)	0.405 V	Adjustable	HPJ	SOT23-6
TPV8308LDADJ-DFOR (1)	0.405 V	Adjustable	DDJ	DFN2X2-6

⁽¹⁾ For future products, contact the 3PEAK factory for more information and samples.

Revision History

Date	Revision	Notes
2022-12-20	Rev.A.0	Updated block diagram.
2023-10-17	Rev.A.1	 Added Typical Curve of transient duration vs overdrive and low level reset voltage vs reset current. The condition at EC table header was updated as T_A=-40°C to 125°C, typical values are at T_A=25°C.

www.3peak.com 3 / 16 FA20221201A1



Pin Configuration and Functions




Table 1. Pin Functions: TPV8308

Pin		Manage		5
SOT23-6	DFN2X2-6	Name	I/O	Description
1	6	RESET/ RESET	0	RESET/RESET Output. This pin is active low open drain output or push-pull output. It is driven to a low impedance state when RESET/RESET is asserted by the voltage of the sense pin lower than the threshold V_{IT} , or \overline{MR} pin is low. RESET/RESET will keep low for the reset delay time programmed by the CT pin after both of the sense pin is above V_{IT} and \overline{MR} pin is high. A pulled-up resistor from 10 kΩ to 1 MΩ should be connected to VDD if it is open drain output.
2	5	GND	G	Ground. This pin should be connected to ground reference.
3	4	MR	I	Manual Reset Input $\overline{\text{MR}}$ low asserts $\overline{\text{RESET}}/\text{RESET}$ pin. $\overline{\text{MR}}$ is internal tied to VDD by a 90 k Ω pull-up resistor.
4	3	СТ	I/O	Reset Delay Time Programming Pin. Connecting this pin to VDD through a 40 k Ω to 200 k Ω resistor or leaving it open results in fixed reset delay times. Connecting this pin to ground referenced capacitor (\geq 100 pF) gives a user-programmable reset delay time.
5	2	SENSE	I	Sense Pin. It is used for monitoring voltage. If the voltage drops below the threshold voltage VIT, the RESET/ RESET is asserted. The sense pin can be connected to any voltage by configuring an external resistor divider.
6	1	VDD	Р	Supply Voltage. A 0.1-µF ceramic capacitor was placed as close as to the VDD pin.
-	EP	EP		Exposed Pad. Connect it to ground plane for good thermal dissipation.

www.3peak.com 4 / 16 FA20221201A1



Specifications

Absolute Maximum Ratings

	Parameter	Min	Max	Unit	
Power Supply, V _D	_D to GND	-0.3 6.5 V			
V _{CT} V _{RESET} V _{MR}	Input Voltage for CT, MR, RESET/RESET pin	−0.3 to V _{DD} + 0.3 V, max 6 V			
V _{SENSE}	Input Voltage for SENSE Pin	-0.3 6.5 V			
I _{RESET}	Current of RESET/RESET Pin	5 mA			
TJ	Maximum Junction Temperature	150 °C			
TA	Operating Temperature Range	-40 125 °C			
T _{STG}	Storage Temperature Range	-65	150	°C	
TL	Lead Temperature (Soldering 10 sec)		300	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	2	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	1	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Thermal Information

Package Type	θ _{JA}	θυς	Unit
SOT23-6	128.8	67	°C/W
DFN2X2-6	120	20.3	°C/W

www.3peak.com 5 / 16 FA20221201A1

⁽²⁾ This data was taken with the JEDEC low effective thermal conductivity test board.

⁽³⁾ This data was taken with the JEDEC standard multilayer test boards.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Electrical Characteristics

All test conditions: V_{DD} = 5 V, T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A =25°C.

	Parameter		Conditions	Min	Тур	Max	Unit
V_{DD}	Supply Voltage Range	-40°C < T _A < 125°C	1.6	7.	6.0	V	
V _{DD(min)}	Minimum VDD to Guaranteed RESET/ RESET Output Valid (1)				0.5	0.8	V
I _{DD}	Quiescent Current (IQ)		V _{DD} = 5.5V, RESET/RESET not asserted, MR, RESET /RESET, CT pin open		0.6	1.5	μΑ
V _{OL}	Output Low Voltage of RESET/RESET Pin		1.6 V ≤ V _{DD} < 6.0 V, I _{OL} = 2.0 mA			0.3	V
V _{IT,ERR}	Negative-going Input Thresh	nold Accuracy	-40°C < T _A < 125°C	-3	±1	3	%
.,			1.6 ≤ V _{DD} ≤ 4.2 V		1.0	3.0	%
V _{HYS}	Hysteresis on V _{IT}		4.2 ≤ V _{DD} ≤ 6.0 V		1.75	3.75	%
R _{MR}	MR Internal Pull-up Resistar	nce			90		kΩ
	Input Current at SENSE	TPV8308ADJ	V _{SENSE} = V _{IT}		5		nA
I _{SENSE}	Pin	Fixed version	V _{SENSE} = 5.5 V		110		nA
I _{OH}	RESET/RESET Leakage Cu	ırrent	V _{RESET} = 5.5 V			300	nA
0		CT pin	V _{IN} = 0 V to V _{DD}		5		pF
C _{IN}	Input Capacitance, any pin	Other pins	V _{IN} = 0 V to 6.0 V		5		pF
V _{IL}	MR Logic Low Input			0		0.3V _{DD}	
VIH	MR Logic High Input			0.7V _{DD}		V _{DD}	
Switchir	ng Electrical Specifications						
	Input Pulse Width to Assert	SENSE	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		12		μs
t _w	RESET/RESET Pin	MR	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		300		ns
		C _T = Open			20		ms
	Deset Delay Time	$C_T = V_{DD}$	Guaranteed by design and		300		ms
t _D	Reset Delay Time	C _T = 100 pF	characterization		1.25		ms
		C _T = 180 nF			1200		ms
t _{P1}	Propagation Delay from MR	MR to RESET/ RESET	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		300		ns
t _{P2}	Propagation Delay from SENSE	SENSE to RESET/ RESET	V _{IH} = 1.05 V _{DD} , V _{IL} = 0.95 V _{DD}		12		μs

⁽¹⁾ Guaranteed by bench test.

www.3peak.com 6 / 16 FA20221201A1

1000



Low Quiescent Current Supervisory Circuits with Programmable **Reset Delay**

Typical Performance Characteristics

All test conditions: $V_{DD} = 5 \text{ V}$, $T_A = +25^{\circ}\text{C}$, unless otherwise noted.




Figure 3. Normalized Sense Threshold Voltage vs **Temperature**




Figure 5. Sense Maximum Transient Duration vs **Threshold Overdrive Voltage**




Figure 4. Low-level Reset Voltage vs Supply Voltage




Figure 6. Low-level Reset Voltage vs Reset Current

7/16 FA20221201A1 www.3peak.com



Detailed Description

Overview

The TPV8308 is a family of supervisory circuits to monitor a voltage rail from 0.405 V to 5 V, asserting an active low/active high open-drain or push-pull $\overline{\text{RESET}}$ /RESET output when the voltage of the sense pin drops below a fixed threshold or when the manual reset pin $\overline{\text{MR}}$ is logic low. The $\overline{\text{RESET}}$ /RESET output remains low/high for the user-adjusted delay time by an external capacitor after the sense voltage returns above the fixed threshold with a hysteresis and the manual reset $\overline{\text{MR}}$ return to logic high.

Functional Block Diagram




Figure 7. Functional Block Diagram

Feature Description

RESET Output

The reset threshold voltage can be set by the factory from 0.6 V to 5.0 V or be set to any voltage above 0.405 V using an external resistor divider. The sense pin monitors the system voltage. If the voltage on this pin drops below V_{IT} , the RESET /RESET is asserted.

The TPV8308 features an active-low or active-high output. For active-low output, the reset signal is guaranteed to be logic low for VSENSE down to V_{IT} . For active-high output, the reset signal is guaranteed to be logic high for VSENSE down to V_{IT} . Reset remains asserted for the duration of the reset delay time (t_D) after VSENSE rises above the reset threshold. Figure 8 shows the reset outputs.

www.3peak.com 8 / 16 FA20221201A1






Figure 8. SENSE Reset and MR Reset Timing

RESET Delay Time

The TPV8308 provides programmable reset delay time (t_D), which is realized by selecting a capacitor between CT and GND to allow the designer to set any reset delay time from 1.25 ms to 10 s. The reset delay time (t_D) under a given capacitor value is calculated using Equation 1.

$$t_{D}(\mu s) = 6 \times C_{CT}(pF) + 500 (\mu s)$$
 (1)

Manual RESET (MR) Input

The manual reset ($\overline{\text{MR}}$) input allows a microcontroller to initiate a reset. A logic low on $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to logic high and SENSE is above the reset threshold, $\overline{\text{RESET}}$ is de-asserted after the reset delay time. $\overline{\text{MR}}$ can be left unconnected if not used.

www.3peak.com 9 / 16 FA20221201A1



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

Figure 9 shows the typical application circuit of TPV8308 with a reset threshold voltage set by the external resistor divider. Figure 10 shows the application circuit of TPV8308 with the reset threshold voltage set by the factory.




Figure 9. TPV8308 Adjustable Version Typical Application Circuit






Figure 10. TPV8308 Fixed Version Typical Application Circuit

www.3peak.com 10 / 16 FA20221201A1



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPV8308xxxxx -S6TR	SOT23-6	178	12.3	3.2	3.2	1.4	4	8	Q3
TPV8308xxxx- DFOR	DFN2X2-6	180	13.1	2.3	2.3	1.1	4	8	Q1

www.3peak.com 11 / 16 FA20221201A1



Package Outline Dimensions


SOT23-6



www.3peak.com 12 / 16 FA20221201A1



DFN2X2-6





Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPV8308LDADJ-S6TR	−40 to 125°C	SOT23-6	LDJ	3	Tape and Reel, 3000	Green
TPV8308LD080-S6TR (1)	−40 to 125°C	SOT23-6	X09	3	Tape and Reel, 3000	Green
TPV8308LD160-S6TR	−40 to 125°C	SOT23-6	X16	3	Tape and Reel, 3000	Green
TPV8308LD170-S6TR (1)	-40 to 125°C	SOT23-6	X17	3	Tape and Reel, 3000	Green
TPV8308LD220-S6TR (1)	−40 to 125°C	SOT23-6	X24	3	Tape and Reel, 3000	Green
TPV8308LD270-S6TR (1)	−40 to 125°C	SOT23-6	X27	3	Tape and Reel, 3000	Green
TPV8308LD300-S6TR	-40 to 125°C	SOT23-6	X30	3	Tape and Reel, 3000	Green
TPV8308LD400-S6TR (1)	-40 to 125°C	SOT23-6	X40	3	Tape and Reel, 3000	Green
TPV8308LD420-S6TR (1)	−40 to 125°C	SOT23-6	X42	3	Tape and Reel, 3000	Green
TPV8308HDADJ-S6TR (1)	−40 to 125°C	SOT23-6	HDJ	3	Tape and Reel, 3000	Green
TPV8308LPADJ-S6TR (1)	−40 to 125°C	SOT23-6	LPJ	3	Tape and Reel, 3000	Green
TPV8308HPADJ-S6TR (1)	-40 to 125°C	SOT23-6	HPJ	3	Tape and Reel, 3000	Green
TPV8308LDADJ-DFOR (1)	-40 to 125°C	DFN2X2-6	DDJ	3	Tape and Reel, 3000	Green

⁽¹⁾ For future products, contact the 3PEAK factory for more information and samples.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 14 / 16 FA20221201A1



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2023. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 15 / 16 FA20221201A1



This page intentionally left blank

www.3peak.com 16 / 16 FA20221201A1