













TPS709-Q1

SLVSCE6C - DECEMBER 2013-REVISED JUNE 2018

# TPS709-Q1 150-mA, 30-V, 1-µA I<sub>Q</sub> Voltage Regulators With Enable

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C **Ambient Operating Temperature**
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4B
- Input Voltage Range: 2.7 V to 30 V
- Ultralow I<sub>O</sub>: 1 μA
- **Reverse Current Protection**
- Low I<sub>SHUTDOWN</sub>: 150 nA
- Supports 200-mA Peak Output
- 2% Accuracy Over Temperature
- Available in Fixed-Output Voltages: 1.2 V to 6.5 V
- Thermal Shutdown and Overcurrent Protection
- Packages: SOT-23-5, WSON-6

## **Applications**

- Automotive
- Infotainment
- **Body Control Modules**
- **Navigation Systems**
- Standby Power for Microcontrollers

## 3 Description

The TPS709-Q1 series of linear regulators are ultralow, quiescent current devices designed for power-sensitive applications. A precision band-gap and error amplifier provides 2% accuracy over temperature. Quiescent current of only 1 µA makes these devices ideal solutions for battery-powered, always-on systems that require very little idle-state power dissipation. These devices have thermalcurrent-limit, and shutdown, reverse-current protections for added safety.

These regulators can be put into shutdown mode by pulling the EN pin low. The shutdown current in this mode goes down to 150 nA, typical.


The TPS709-Q1 series is available in WSON-6 and SOT-23-5 packages.

### Device Information<sup>(1)</sup>


PART NUMBER	MBER PACKAGE BODY SIZE (NO			
TPS709-Q1	SOT-23 (5)	2.90 mm × 1.60 mm		
	WSON (6)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### **Typical Application Circuit**



### GND Current vs V<sub>IN</sub> and Temperature





#### **Table of Contents**

1	Features 1		7.4 Device Functional Modes	10
2	Applications 1	8	Application and Implementation	17
3	Description 1		8.1 Application Information	17
4	Revision History2		8.2 Typical Application	18
5	Pin Configuration and Functions 4	9 I	Power Supply Recommendations	18
6	Specifications5	10	Layout	19
-	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	19
	6.2 ESD Ratings		10.2 Layout Examples	2 <sup>-</sup>
	6.3 Recommended Operating Conditions 5	11	Device and Documentation Support	22
	6.4 Thermal Information		11.1 Device Support	
	6.5 Electrical Characteristics		11.2 Documentation Support	2
	6.6 Timing Requirements		11.3 Receiving Notification of Documentation Upda	ites 2
	6.7 Typical Characteristics		11.4 Community Resources	2
7	Detailed Description		11.5 Trademarks	22
	7.1 Overview		11.6 Electrostatic Discharge Caution	2
	7.2 Functional Block Diagram		11.7 Glossary	2
	7.3 Feature Description	12 I	Mechanical, Packaging, and Orderable nformation	2

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changed from: Dropout Voltage (V) to: Dropout Voltage (mV) in Figure 8, Figure 9, and Figure 10  Deleted last sentence from <i>Shutdown</i> section	Page
•	Changed from: Dropout Voltage (V) to: Dropout Voltage (mV) in Figure 8, Figure 9, and Figure 10	7
•	Deleted last sentence from Shutdown section	14
•	Changed text From: "input supply range of 2.7 V to 6.5 V:" To: " input supply range of 2.7 V to 30 V." in the <i>Power Supply Recommendations</i> section	18

Added DRV package to document, ESD Ratings, Recommended Operating Conditions, and Timing Requirements

#### Changes from Revision A (December 2013) to Revision B

Page

	tables, and Overview, Device Functional Modes, Typical Application, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	1
•	Changed Application Information, Feature Description, Power Supply Recommendations, and Layout sections	1
•	Deleted Low Dropout Features bullet	1
•	Changed Applications section	1
•	Changed last sentence of <i>Description</i> section	1
•	Added Device Information table	1
•	Added front-page curve	1
•	Added DRV package drawing to Pin Configuration and Functions section	4
•	Changed Pin Functions table: added DRV and I/O columns, added Thermal pad row, and changed EN pin description	4
•	Changed Recommended Operating Conditions table	5
•	Added DRV column to <i>Thermal Information</i> table	5
•	Changed Electrical Characteristics conditions	6

Changed  $V_{OUT}$ ,  $I_{CL}$ ,  $I_{SHDN}$ , and  $I_{REV}$  symbols in *Electrical Characteristics* table 6

Changed  $V_{EN(HI)}$  parameter into  $V_{EN(HI)}$  and  $V_{EN(LO)}$  parameters in *Electrical Characteristics* table 6

Changed  $T_A$  parameter to  $T_J$  in *Electrical Characteristics* table 6

Changed *Typical Characteristics* section 7

Changed junction temperature values in first paragraph of *Thermal Protection* section 15

Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated







Changed 6.3-V to 10-V in second sentence of <i>Detailed Design Procedure</i> section		
Changes from Original (December 2013) to Revision A	Page	
Released to production	1	



# 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN			
NO.		0.	1/0	DESCRIPTION
NAME	DRV	DBV		
EN 4 3		3	I	Enable pin. Driving this pin high enables the device. Driving this pin low puts the device into low current shutdown. This pin can be left floating to enable the device. The maximum voltage must remain below 6.5 V.
GND	GND 3 2		_	Ground
IN	6	1	I	Unregulated input to the device
NC	2, 5	4	_	No internal connection
OUT 1 5		0	Regulated output voltage. Connect a small 2.2-µF or greater ceramic capacitor from this pin to ground to assure stability.	
Thermal pad —		_	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.	



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

specified at  $T_J = -40$ °C to 125°C, unless otherwise noted; all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT	
	V <sub>IN</sub>	-0.3	32	V	
Voltage	V <sub>EN</sub>	-0.3	7	V	
	V <sub>OUT</sub>	-0.3	7	V	
Maximum output current	l <sub>out</sub>	Internally limited			
Output short-circuit duration	tion Indefinite				
Continuous total power dissipation	P <sub>DISS</sub>	Se	ee Thermal Informa	tion	
Junction temperature, T <sub>J</sub>		-55	150	°C	
Ambient temperature, T <sub>A</sub>		-40	125	°C	
Storage temperature, T <sub>stg</sub>		-55	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,	Floatroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.7		30	٧
V <sub>OUT</sub>	Output voltage	1.2		6.5	٧
I <sub>OUT</sub>	Output current	0		150	mA
V <sub>EN</sub>	Enable voltage	0		6.5	V
C <sub>IN</sub>	Input capacitor		1		μF
C <sub>OUT</sub>	Output capacitor	2	2.2	47	μF
TJ	Operating junction temperature	-40		125	°C

#### 6.4 Thermal Information

		TPS7	709-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DRV (WSON)	UNIT
		5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	210.9	73.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	127.4	97.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.4	42.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.8	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	38.4	42.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	12.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

At  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}}$ ,  $\text{T}_{\text{A}} \leq 125^{\circ}\text{C}$ ,  $\text{V}_{\text{IN}} = \text{V}_{\text{OUT(nom)}} + 1 \text{ V or } 2.7 \text{ V (whichever is greater)}$ ,  $\text{I}_{\text{OUT}} = 1 \text{ mA}$ ,  $\text{V}_{\text{EN}} = 2 \text{ V}$ , and  $\text{C}_{\text{IN}} = \text{C}_{\text{OUT}} = 2.2 \text{ mA}$ . For examic, unless otherwise noted. Typical values are at  $\text{T}_{\text{J}} = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		2.7		30	V
V <sub>OUT</sub>	Output voltage range		1.2		6.5	V
	DO	V <sub>OUT</sub> < 3.3 V	-2%		2%	
V <sub>OUT</sub>	DC output accuracy	V <sub>OUT</sub> ≥ 3.3 V	-1%		1%	
	Line regulation	$(V_{OUT(nom)} + 1 V, 2.7 V) \le V_{IN} \le 30 V$		3	10	mV
$\Delta V_{OUT}$	Load regulation	$V_{IN} = V_{OUT(nom)} + 1.5 \text{ V or } 3 \text{ V (whichever is greater)}, 100 \mu\text{A} \le I_{OUT} \le 150 \text{ mA}$		20	50	mV
	1	TPS70933-Q1, I <sub>OUT</sub> = 50 mA		295	650	
\ /	December 11 (1)(2)	TPS70933-Q1, I <sub>OUT</sub> = 150 mA		975	1540	
$V_{DO}$	Dropout voltage <sup>(1)(2)</sup>	TPS70950-Q1, I <sub>OUT</sub> = 50 mA		245	500	mV
		TPS70950-Q1, I <sub>OUT</sub> = 150 mA		690	1200	
I <sub>CL</sub>	Output current limit (3)	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	200	320	500	mA
I <sub>GND</sub>	Ground pin current	I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> ≤ 3.3 V		1.3	2.55	μΑ
		I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> > 3.3 V		1.4	2.7	
		I <sub>OUT</sub> = 100 μA, V <sub>IN</sub> = 30 V		6.7	10	
		I <sub>OUT</sub> = 150 mA		350		
I <sub>SHDN</sub>	Shutdown current	V <sub>EN</sub> ≤ 0.4 V, V <sub>IN</sub> = 2.7 V		150		nA
		f = 10 Hz		80		
PSRR	Power-supply rejection ratio	f = 100 Hz		62		dB
		f = 1 kHz		52		
V <sub>n</sub>	Output noise voltage	BW = 10 Hz to 100 kHz, I <sub>OUT</sub> = 10 mA, V <sub>IN</sub> = 2.7 V, V <sub>OUT</sub> = 1.2 V		190		$\mu V_{RMS}$
V <sub>EN(HI)</sub>	Enable pin high (enabled)		0.9			V
V <sub>EN(LO)</sub>	Enable pin high (disabled)		0		0.4	V
I <sub>EN</sub>	Enable pin current	EN = 1.0 V, V <sub>IN</sub> = 5.5 V		300		nA
	Reverse current (flowing out of IN pin)	V <sub>OUT</sub> = 3 V, V <sub>IN</sub> = V <sub>EN</sub> = 0 V		10		nA
I <sub>REV</sub>	Reverse current (flowing into OUT pin)	V <sub>OUT</sub> = 3 V, V <sub>IN</sub> = V <sub>EN</sub> = 0 V		100		nA
	Thermal shutdown	Shutdown, temperature increasing		158		°C
$T_{SD}$	temperature	Reset, temperature decreasing		140		°C
T <sub>J</sub>	Operating junction temperature		-40		125	°C

#### 6.6 Timing Requirements

At  $T_J = -40^{\circ}$ C to 125°C,  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater),  $R_L = 47 \Omega$ ,  $V_{EN} = 2$  V, and  $C_{IN} = C_{OUT} = 2.2 \mu$ F ceramic, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

			MIN	NOM	MAX	UNIT
t <sub>STR</sub>	Start up time (1)	$V_{OUT(nom)} \le 3.3 \text{ V}$		200	600	μs
	Start-up time(1)	$V_{OUT(nom)} > 3.3 \text{ V}$		500	1500	μs

(1) Startup time = time from EN assertion to 0.95  $\times$  V<sub>OUT(nom)</sub> and load = 47  $\Omega$ .


Submit Documentation Feedback

 $<sup>\</sup>begin{split} &V_{DO} \text{ is measured with } V_{IN} = 0.98 \times V_{OUT(nom)}. \\ &\text{Dropout is only valid when } V_{OUT} \geq 2.8 \text{ V because of the minimum input voltage limits.} \\ &\text{Measured with } V_{IN} = V_{OUT} + 3 \text{ V for } V_{OUT} \leq 2.5 \text{ V}. \text{ Measured with } V_{IN} = V_{OUT} + 2.5 \text{ V for } V_{OUT} > 2.5 \text{ V}. \end{split}$ 



## 6.7 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Copyright © 2013–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Copyright © 2013–2018, Texas Instruments Incorporated

Submit Documentation Feedback



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu\text{F}$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .




Copyright © 2013–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu\text{F}$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .




Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $I_{OUT} = 10$  mA,  $V_{EN} = 2$  V,  $C_{OUT} = 2.2$   $\mu F$ , and  $V_{IN} = V_{OUT(nom)} + 1$  V or 2.7 V (whichever is greater), unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .



Copyright © 2013–2018, Texas Instruments Incorporated

Submit Documentation Feedback

Figure 41. Power-Up and Power-Down Response




## 7 Detailed Description

#### 7.1 Overview

The TPS709-Q1 series are ultralow quiescent current, low-dropout (LDO) linear regulators. The TPS709-Q1 offers reverse current protection to block any discharge current from the output into the input. The TPS709-Q1 also features current limit and thermal shutdown for reliable operation.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout (UVLO)

The TPS709-Q1 uses an undervoltage lockout (UVLO) circuit to keep the output shut off until the internal circuitry operates properly.

#### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(HI)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V.

#### 7.3.3 Reverse Current Protection

The TPS709-Q1 has integrated reverse current protection. Reverse current protection prevents the flow of current from the OUT pin to the IN pin when output voltage is higher than input voltage. The reverse current protection circuitry places the power path in high impedance when the output voltage is higher than the input voltage. This setting reduces leakage current from the output to the input to 10 nA, typical. The reverse current protection is always active regardless of the enable pin logic state or if the OUT pin voltage is greater than 1.8 V. Reverse current can flow if the output voltage is less than 1.8 V and if input voltage is less than the output voltage.

If voltage is applied to the input pin, then the maximum voltage that can be applied to the OUT pin is the lower of three times the nominal output voltage or 6.5 V. For example, if the 1.2-V output voltage version is used, then the maximum reverse bias voltage that can be applied to the OUT pin is 3.6 V. If the 3.3-V output voltage version is used, then the maximum reverse bias voltage that can be applied to the OUT pin is 6.5 V.



### **Feature Description (continued)**

#### 7.3.4 Internal Current Limit

The TPS709-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and can be measured as  $(V_{OUT} = I_{LIMIT} \times R_{LOAD})$ . The PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  until a thermal shutdown is triggered and the device turns off. When cool, the device is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Information* section for more details.

The TPS709-Q1 is characterized over the recommended operating output current range up to 150 mA. The internal current limit begins to limit the output current at a minimum of 200 mA of output current.

#### 7.3.5 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C, maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The TPS709-Q1 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS709-Q1 into thermal shutdown degrades device reliability.



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V<sub>IN(min)</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

#### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER									
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>						
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C						
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	_	T <sub>J</sub> < 125°C						
Disabled mode (any true condition disables the device)	_	$V_{EN} < V_{EN(low)}$	_	T <sub>J</sub> > 158°C						

Product Folder Links: TPS709-Q1

Copyright © 2013-2018, Texas Instruments Incorporated



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS709-Q1 consumes low quiescent current and delivers excellent line and load transient performance. This performance, combined with low noise and good PSRR with little  $(V_{IN}-V_{OUT})$  headroom, makes these devices ideal for RF portable applications, current limit, and thermal protection. The TPS709-Q1 devices are specified from  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### 8.1.1 Input and Output Capacitor Considerations

The TPS709-Q1 devices are stable with output capacitors with an effective capacitance of 2.0  $\mu$ F or greater for output voltages below 1.5 V. For output voltages equal or greater than 1.5 V, the minimum effective capacitance for stability is 1.5  $\mu$ F. The maximum capacitance for stability is 47  $\mu$ F. The equivalent series resistance (ESR) of the output capacitor must be between 0  $\Omega$  and 0.2  $\Omega$  for stability.

The effective capacitance is the minimum capacitance value of a capacitor after taking into account variations resulting from tolerances, temperature, and dc bias effects. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and ESR over temperature.

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-μF to 2.2-μF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple rejection, and PSRR.

#### 8.1.2 Dropout Voltage

The TPS709-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN}-V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  approximately scales with the output current because the PMOS device functions like a resistor in dropout.

The ground pin current of many linear voltage regulators increases substantially when the device is operated in dropout. This increase in ground pin current while operating in dropout can be several orders of magnitude larger than when the device is not in dropout. The TPS709-Q1 employs a special control loop that limits the increase in ground pin current while operating in dropout. This functionality allows for the most efficient operation while in dropout conditions that can greatly increase battery run times.

#### 8.1.3 Transient Response

As with any regulator, increasing the output capacitor size reduces over- and undershoot magnitude, but increases transient response duration.

### 8.2 Typical Application




Figure 42. 3.3-V, Low-I<sub>Q</sub> Rail

#### 8.2.1 Design Requirements

Table 2 summarizes the design requirements for Figure 42.

Table 2. Design Requirements for a 3.3-V, Low-IQ Rail Application


PARAMETER	DESIGN SPECIFICATION
V <sub>IN</sub>	4.3 V
V <sub>OUT</sub>	3.3 V
I <sub>(IN)</sub> (no load)	< 5 µA
I <sub>OUT</sub> (max)	150 mA

#### 8.2.2 Detailed Design Procedure

Select a 2.2-µF, 10-V X7R output capacitor to satisfy the minimum output capacitance requirement with a 3.3-V dc bias.

Select a 1.0-µF, 10-V X7R input capacitor to provide input noise filtering and eliminate high-frequency voltage transients.

## 8.2.3 Application Curves



## 9 Power Supply Recommendations

This device is designed to operate with an input supply range of 2.7 V to 30 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



## 10 Layout

#### 10.1 Layout Guidelines

#### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High ESR capacitors may degrade PSRR performance.

#### 10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) can be approximated by the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 1.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$\tag{1}$$

Figure 45 shows the maximum ambient temperature versus the power dissipation of the TPS709-Q1. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TPS709-Q1 does not operate above a junction temperature of 125°C.




Figure 45. Maximum Ambient Temperature vs Device Power Dissipation

(2)



## **Layout Guidelines (continued)**

Estimating the junction temperature can be done by using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in the *Thermal Information*. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with Equation 2.

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

#### where:

- P<sub>D</sub> is the power dissipation shown by Equation 1,
- T<sub>T</sub> is the temperature at the center-top of the IC package,
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the IC package on the PCB surface.

#### **NOTE**


Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

Submit Documentation Feedback




## 10.2 Layout Examples



Designates thermal vias.

Figure 46. WSON Layout Example



Represents via used for application-specific connections.

Figure 47. SOT23-5 Layout Example



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS709-Q1. The TPS70933EVM-110 evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS709 is available through the product folders under *Simulation Models*.

#### 11.1.2 Device Nomenclature

Table 3. Device Nomenclature (1)

PRODUCT	V <sub>OUT</sub>
TPS709 <b>xx(x)</b> <i>yyyz</i> -Q1	<b>XX(X)</b> is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). <b>YYY</b> is the package designator. <b>Z</b> is the tape and reel quantity (R = 3000, T = 250).

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## 11.2 Documentation Support

### 11.2.1 Related Documentation

For related documentation see the following:

TPS70933EVM-110 Evaluation Module User Guide

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





2-Jun-2016

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS70912QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLR	Samples
TPS70912QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJD	Samples
TPS70915QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJE	Samples
TPS70918QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLS	Samples
TPS70918QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJF	Samples
TPS70925QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLT	Samples
TPS70925QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJG	Samples
TPS70927QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJH	Samples
TPS70928QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLU	Samples
TPS70928QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJI	Samples
TPS70930QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLV	Samples
TPS70930QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJJ	Samples
TPS70933QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLJ	Samples
TPS70933QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJK	Samples
TPS70936QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLW	Samples
TPS70950QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SLX	Samples
TPS70950QDRVRQ1	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SJL	Samples





2-.lun-2016

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS709-Q1:

Catalog: TPS709



## **PACKAGE OPTION ADDENDUM**

2-Jun-2016

NOTE: Qualified Version Definitions:

www.ti.com

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70912QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70912QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70915QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70918QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70918QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70925QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70925QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70927QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70928QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70928QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70930QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70930QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70933QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70933QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS70936QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70950QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS70950QDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70912QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70912QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70915QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70918QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70918QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70925QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70925QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70927QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70928QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70928QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70930QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70930QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70933QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70933QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0
TPS70936QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70950QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS70950QDRVRQ1	WSON	DRV	6	3000	203.0	203.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated