

4.5-V TO 16-V INPUT, HIGH CURRENT, SYNCHRONOUS STEP DOWN DUAL BUCK CONVERTER WITH INTEGRATED FETS

Check for Samples: TPS65253

FEATURES

- Wide Input Supply Voltage Range: 4.5 V - 16 V
- Output Range: 0.8 V to ~V_{IN}-1 V
- Fully Integrated Dual Buck, 3.5-A/2.5-A Continuous Current (4-A/3-A Maximum Current)
- High Efficiency
- 300-kHz 1.2-MHz Switching Frequency Set by External Resistor
- External Eenable/Sequencing Pins
- Adjustable Cycle-by-Cycle Current Limit Set by External Resistor
- Soft-Start Pins

- Current-Mode Control With Simple Compensation Circuit
- Power Good and Reset Generator
- Low Power Mode Set By External Signal
- Supervisory Circuit
- QFN Package, 28-Pin 5 mm x 5 mm RHD

APPLICATIONS

- DTV
- DSL Modems
- Cable Modems
- Set Top Boxes
- Car DVD Players
- Home Gateway and Access Point Networks
- Wireless Routers

DESCRIPTION/ORDERING INFORMATION

The TPS65253 features two synchronous wide input range high efficiency buck converters. The converters are designed to simplify product application while giving designers the options to optimize their usage according to the target application.

The converters can operate in 5-, 9- and 12-V systems and have integrated power transistors. The output voltage can be set externally using a resistor divider to any value between 0.8 V and the input supply minus 1 V. Each converter features an enable pin that allows a delayed start-up for sequencing purposes, soft-start pin that allows adjustable soft-start time by choosing the soft-start capacitor, and a current limit (RLIMx) pin that enables designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. The CMP pin allows optimizing transient versus dc accuracy response with a simple RC compensation.

The switching frequency of the converters is set by an external resistor connected to R_{OSC} pin. The switching regulators are designed to operate from 300 kHz to 1.2 MHz. The converters operate with 180° phase between then to minimize the input filter requirements.

TPS65253 also features a low power mode enabled by an external signal, which allows for a reduction on the input power supplied to the system when the host processor is in stand-by (low activity) mode.

TPS65253 features a supervisor circuit that monitors both converters and provides a PGOOD signal (End of Reset) with a 32-ms timer.

TPS65253 is packaged in a small, thermally efficient 28-pin QFN package.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	28-Pin (QFN) - RHD	TPS65253RHD	TPS65253

- For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS


SLVSAW8 – JUNE 2011 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM






TYPICAL APPLICATION





PIN OUT

RHD PACKAGE (TOP VIEW)





TERMINAL FUNCTIONS

NAME	NO.	I/O	DESCRIPTION
ROSC	1	I	Oscillator set. This resistor sets the frequency of internal autonomous clock.
FB1	2	1	Feedback pin for Buck 1. Connect a divider set to 0.8 V from the output of the converter to ground.
CMP1	3	0	Compensation pin for Buck 1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
SS1	4	1	Soft-start pin for Buck 1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
RLIM1	5	Current limit setting pin for Buck 1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.	
EN1	6	1	Enable pin for Buck 1. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground.
BST1	7	I	Bootstrap capacitor for Buck 1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
VIN1	8	I	Input supply for Buck 1. Fit a 10-µF ceramic capacitor close to this pin.
LX1	9, 10	0	Switching node for Buck 1
LX2	11, 12	0	Switching node for Buck 2
VIN2	13	1	Input supply for Buck 2. Fit a 10-µF ceramic capacitor close to this pin.
BST2	14	1	Bootstrap capacitor for Buck 1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN2	15	I	Enable pin for Buck 2. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground.
RLIM2	16	1	Current limit setting pin for Buck 2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS2	17	1	Soft-start pin for Buck 2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
CMP2	18	0	Compensation pin for Buck 2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB2	19	I	Feedback pin for Buck 2. Connect a divider set to 0.8 V from the output of the converter to ground.
LOW_P	20	1	Low power operation mode (active high) input for TPS65253
V7V	21	0	Internal supply. Connect a 4.7-µF to 10-µF ceramic capacitor from this pin to ground.
V3V	22	0	Internal supply. Connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
GND	23, 25, 26, 27, 28		Ground
PGOOD	24	0	Open drain power good output
PowerPAD			PowerPAD. Connect to system ground for electrical and thermal connection.



ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range (unless otherwise noted)

	Voltage range at VIN1,VIN2, LX1, LX2	-0.3 to 18	V
	Voltage range at LX1, LX2 (maximum withstand voltage transient < 20 ns) ⁽²⁾	-3 to 18	V
	Voltage at BST1, BST2, referenced to LX pin	-0.3 to 7	V
	Voltage at V7V, CMP1, CMP2	–0.3 to 7	V
	Voltage at V3V, RLIM1, RLIM2, EN1, EN2, SS1, SS2, FB1, FB2, PGOOD, ROSC, LOW_P	-0.3 to 3.6	V
	Voltage at GND	-0.3 to 0.3	V
TJ	Operating virtual junction temperature range	-40 to 125	°C
T _{STG}	Storage temperature range	-55 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input operating voltage	4.5	16	V
T _A	Junction temperature	-40	85	°C

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	MIN	MAX	UNIT
Human body model (HBM)	2000		٧
Charge device model (CDM)	500		V

PACKAGE DISSIPATION RATINGS(1)

PACKAGE θ _{JA} (°C/W)		T _A = 25°C POWER RATING (W)	T _A = 55°C POWER RATING (W)
RHD	34 (Simulated)	2.9	2

⁽¹⁾ Based on JEDEC 51.5 HIGH K environment measured on a 76.2 x 114 x 0.6-mm board with the following layer arrangement:

⁽²⁾ Excessive parasitic inductance may cause deeper negative voltage for less than 20 ns. To minimize this undershoot tight board layout is recommended.

⁽a) Top layer: 2 Oz Cu, 6.7% coverage

⁽b) Layer 2: 1 Oz Cu, 90% coverage

⁽c) Layer 3: 1 Oz Cu, 90% coverage

⁽d) Bottom layer: 2 Oz Cu, 20% coverage

ELECTRICAL CHARACTERISTICS

 $T_A = -40$ °C to 85°C, VIN = 12 V, $L_O = 2.2 \mu H$, $f_{SW} = 500 \text{ kHz}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY	UVLO AND INTERNAL SUPPLY VOLTA	.GE				
VIN	Input voltage range		4.5		16	V
IDD _{SDN}	Shutdown	EN pin = low for all converters		0.4		mA
IDD_Q	Quiescent, low power disabled	Converters enabled, no load Buck 1 = 1.2 V Buck 2 = 3.3 V		40		mA
IDD _{Q_LOW_P}	Quiescent, low power enabled	Converters enabled, no load Buck 1 = 1.2 V Buck 2 = 3.3 V		0.6		mA
UVLO _{VIN}	V _{IN} under voltage lockout	Rising V _{IN} Falling V _{IN}		4.22 4.1		V
UVLO _{DEGLITCH}		Both edges		110		116
OVLODEGLITCH	Internal supply output voltage	Both edges		3.3		μs V
V3V	External load for			3.3		<u> </u>
	3.15 V < V3V < 3.4 V				10	mA
	Internal supply output voltage			6.25		V
V7V	External load for 5.8 V < V3V < 6.56 V	V _{IN} = 12 V			25	mA
V7V _{UVLO} UVLO for internal V7V rail		Rising V7V		3.8		V
V / VUVLO	OVEO IOI IIItemai V/V Tali	Falling V7V		3.6		V
V7V _{UVLO_DEGLIT}	СН	Falling edge		110		μs
BUCK CONVER	RTERS (ENABLE CIRCUIT, CURRENT LI	MIT, SOFT-START, SWITCHING FF	REQUENCY A	ND LOW F	OWER M	ODE)
V_{IH_ENx}	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V_{ENx} rising	0.66 x V3p3			V
V_{IL_ENx}	Enable treshold Low	V3p3 = 3.2 V - 3.4 V, V _{ENx} falling			0.33 x V3p3	V
ICH _{EN}	Pull up current enable pin			1.1		μΑ
t _D	Discharge time enable pins	Power-up		10		ms
I _{SS}	Soft-start pin current source			5		μΑ
F _{SW_BK}	Converter switching frequency range	Set externally with resistor	0.3		1.2	MHz
R _{FSW}	Frequency setting resistor		140		600	kΩ
f _{SW_TOL}	Internal oscillator accuracy	f _{SW} = 800 kHz	-10		10	%
VIH _{LOW_P}	Low power mode threshold high	V3p3 = 3.3 V	0.66 x V3p3			V
VIL _{LOW_P}	Low power mode treshold Low	V3p3 = 3.3 V			0.33 x V3p3	V
FEEDBACK, RE	EGULATION, OUTPUT STAGE					
V=0	Feedback voltage	V _{IN} = 12 V , T _A = 25°C	-1%	0.8	1%	V
V_{FB}	i eeuback voitage	V _{IN} = 4.5 V to 16 V	-2%	0.8	2%	V
t _{ON_MIN}	Minimum on time (current sense blanking)			100	135	ns
I _{LIMIT1}	Peak inductor current limit range	$V_{IN} = 12 \text{ V}, V_{OUT} = 3.3 \text{ V}, \\ T_{J} = 25^{\circ}\text{C}, L_{O} = 2.2 \mu\text{H}, \\ R_{LIM1} = 59 k\Omega, R_{LIM2} = 69.8 k\Omega$	-10%	5	10%	Α
I _{LIMIT2}	Peak inductor current limit range	$\begin{aligned} &V_{IN} = 12 \ V, \ V_{OUT} = 3.3 \ V, \\ &T_{J} = 25^{\circ} C, \ L_{O} = 2.2 \ \mu H, \\ &R_{LIM1} = 59 \ k\Omega, \ R_{LIM2} = 69.8 \ k\Omega \end{aligned}$	-15%	4.25	15%	Α
MOSFET (BUC	K 1)					
H.S. Switch	On resistance of high side FET on CH1	25°C, BOOT = 6.5 V		90		mΩ
L.S. Switch	On resistance of low side FET on CH1	25°C, VIN = 12 V		45		mΩ

ELECTRICAL CHARACTERISTICS (continued)

 $T_A = -40 ^{\circ} C$ to $85 ^{\circ} C$, VIN = 12 V, $L_O = 2.2 \ \mu H$, $f_{SW} = 500 \ kHz$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
MOSFET (BUCK	2)				
H.S. Switch	On resistance of high side FET on CH2	25°C, BOOT = 6.5 V	115	mΩ	
L.S. Switch	On resistance of low side FET on CH2	25°C, VIN = 12 V	75	mΩ	
ERROR AMPLIF	IER				
Error amplifier transconductance)	-2 μA < ICOMP < 2 μA	130	υΩ	
CMP to I _{LX} gm		$I_{LX} = 0.5 A$	12	A/V	
POWER GOOD I	RESET GENERATOR				
Thursday I de say for head, and do		Output falling	85		
VUV _{BUCKX}	Threshold voltage for buck under voltage	Output rising (PG will be asserted)	90	%	
t _{UV_deglitch}	Deglitch time (both edges)		11	ms	
t _{ON_HICCUP}	Hiccup mode ON time	VUV _{BUCKX} asserted	12	ms	
toff_HICCUP	Hiccup mode OFF time	All converters disabled. Once toff_HICCUP elapses, all converters will go through sequencing again.	20	ms	
\/O\/	Threshold voltage for buck over	Output rising (high side FET will be forced off)	109		
VOV _{BUCKX}	voltage	Output falling (high side FET will be allowed to switch)	107	- %	
t _{RP}	minimum reset period	Measured after the later of Buck 1 or Buck 2 power-up successfully	32	ms	
THERMAL SHUT	rdown				
T _{TRIP}	Thermal shut down trip point	Rising temperature	160	°C	
T _{HYST}	Thermal shut down hysteresis	Device re-starts	20	°C	
T _{TRIP_DEGLITCH}	Thermal shut down deglitch		100 120	μs	



TYPICAL CHARACTERISTICS

 V_{IN} = 12 V, f_{SW} = 500 kHz, L_O = 2.2 μ H, DCR = 15 $m\Omega$, C_O = 44 μ F (unless otherwise specified)




Figure 1.





Figure 2.






Figure 3.




Figure 4.

Buck 1 Load Regulation




Figure 5.

Buck 2 Load Regulation




Figure 6.

TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, f_{SW} = 500 kHz, L_O = 2.2 μ H, DCR = 15 $m\Omega$, C_O = 44 μ F (unless otherwise specified)





Figure 7.



NSTRUMENTS

Figure 8.




Figure 9.






Figure 10.

Output Voltage (5 V)







TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, f_{SW} = 500 kHz, L_O = 2.2 μ H, DCR = 15 $m\Omega$, C_O = 44 μ F (unless otherwise specified)

Details on Soft-Start, 1 ms/div



Figure 13.

Buck 2 (3.3 V) Ripple at Output Load of 3 A, 20 mV/div



Figure 15.

Buck 2 Transient Load Response (0.75-A to 2.25-A Step), 30 mV/div




Figure 17.

Buck 1 (1.2 V) Ripple at Output Load of 4 A, 20 mV/div




Figure 14.

Buck 1 Transient Load Response (1-A to 3-A Step), 30 mV/div




Figure 16.

Ripple With LOW_P = 1, Each Buck is Loaded With 10 mA, 100 mV/div




Figure 18.



OVERVIEW

TPS65253 is a power management IC with two step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. TPS65253 can support 4.5-V to 16-V input supply, high load current, 300-kHz to 1.2-MHz clocking. The buck converters have an optional PFM mode, which can improve power dissipation at light loads. Alternatively, the device implements a constant frequency mode by connecting the LOW_P pin to ground. The wide switching frequency of 300 kHz to 1.2 MHz allows for efficiency and size optimization. The switching frequency is adjustable by selecting a resistor to ground on the ROSC pin. Input ripple is reduced by 180° out-of-phase operation between Buck 1 and Buck 2.

Both buck converters have peak current mode control which simplifies external frequency compensation. A traditional type II compensation network can stabilize the system and achieve fast transient response. Moreover, an optional capacitor in parallel with the upper resistor of the feedback divider provides one more zero and makes the crossover frequency over 100 kHz.

Each buck converter has an individual current limit, which can be set up by a resistor to ground from the RLIMx pin. The adjustable current limiting enables high efficiency design with smaller and less expensive inductors.

The device has two built-in LDO regulators. During a standby mode, the 3.3-V LDO and the 6.5-V LDO can be used to drive MCU and other active loads. By this, the system is able to turn of the two buck converters and improve the standby efficiency.

The device has a power good comparator monitoring the output voltage. Each converter has its own soft-start and enable pin, which provide independent control and programmable soft-start.

DETAILED DESCRIPTION

Adjustable Switching Frequency

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 19 shows the required resistance for a given switching frequency.




Figure 19. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 174 \cdot f_{SW}^{-1.122} \tag{1}$$

Out-of-Phase Operation

In order to reduce input ripple current, Buck 1 and Buck 2 operate 180° out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.

Startup and Sequencing

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is \sim 1.7 ms per nF connected to the pin. Note that the EN pins have a weak 1-M Ω pull-up to the 3V3 rail. Figure 20 describes startup sequencing and PGOOD generation.




Figure 20. Startup Sequence of Dual Bucks

Soft-Start Time

The device has an internal pull-up current source of 5 μ A that charges an external soft-start capacitor to implement a slow start time. Equation 2 shows how to select a soft-start capacitor based on an expected slow start time. The voltage reference (V_{REF}) is 0.8 V and the soft-start charge current (I_{ss}) is 5 μ A. The soft-start circuit requires 1 nF per around 160 μ s to be connected at the SS pin. A 0.8-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant SS pin.

$$T_{ss}(ms) = V_{REF}(V) \bullet \left(\frac{C_{ss}(nF)}{I_{ss}(\mu A)}\right)$$
(2)

The Power Good circuit for the bucks has a 10-ms watchdog. Therefore the soft-start time should be lower than this value. It is recommended not to exceed 5 ms.



Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better divider resistors. In order to improve efficiency at light load, start with a value close to 40 k Ω for the R1 resistor and use Equation 3 to calculate R2.

$$R2 = R1 \cdot \left(\frac{0.8V}{V_O - 0.8V}\right) \tag{3}$$




Figure 21. Voltage Divider Circuit



Loop Compensation

TPS65253 is a current mode control DC/DC converter. The error amplifier is a transconductance of 130 μ A/V. A typical compensation circuit could be type II (R_c and C_c) to have a phase margin above 45°, or type III (R_c and C_c and C_{ff} to improve the converter transient response. Optional C_{Roll} adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 22. Loop Compensation Scheme

To calculate the external compensation components follow the following steps:

	TYPE II CIRCUIT	TYPE III CIRCUIT
Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies around 500 kHz yield best trade off between performance and cost. When using smaller L and C, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered.		Use type III circuit for switching frequencies higher than 500 kHz.
Select cross over frequency (f_c) to be at least 1/5 to 1/10 of switching frequency (f_s).	Suggested $f_c = f_s/10$	Suggested $f_c = f_s/10$
Set and calculate R _c .	$R_C = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_M \cdot Vref \cdot gm_{ps}}$	$R_{C} = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_{M} \cdot Vref \cdot gm_{ps}}$
Calculate C_c by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \cdot R_L \cdot 2\pi}$	$C_c = \frac{R_L \cdot Co}{R_c}$	$C_c = \frac{R_L \cdot Co}{R_c}$
Add C_{Roll} if needed to remove large signal coupling to high impedance CMP node. Make sure that $fp_{Roll} = \frac{1}{2 \cdot \pi \cdot R_C \cdot C_{Roll}}$ is at least twice the cross over frequency.	$C_{Roll} = \frac{\operatorname{Re} sr \cdot Co}{R_C}$	$C_{Roll} = \frac{\text{Re}sr \cdot Co}{R_C}$
Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz _{ff}) is smaller than equivalent soft-start frequency (1/T _{ss}).	NA	$C_{ff} = \frac{1}{2 \cdot \pi \cdot fz_{ff} \cdot R_{1}}$



Slope Compensation

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control.

Input Capacitor

Use at least 10-µF X7R/X5R ceramic capacitors at the input of the converter inputs. These capacitors should be connected as close as physically possible to the input pins of the converters.

Bootstrap Capacitor

The device has two integrated boot regulators and requires a small ceramic capacitor between the BST and LX pins to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be $0.047~\mu F$. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when both buck converters' outputs are more than 90% of its nominal output voltage.

The default reset time is 32 ms. The polarity of the PGOOD is active high.

Current Limit Protection

The TPS65253 current limit trip is set by the following formula for Buck 1:

$$I_{LIMI}(A) = \frac{252}{R_{LIMI}(k\Omega)} + 0.6$$
 (4)

and for Buck 2:

$$I_{LIM2}(A) = \frac{236}{R_{LIM2}(k\Omega)} + 0.56$$
 (5)

All converters operate in hiccup mode: Once an over-current lasting more than 12 ms is sensed in any of the converters, they will shut down for 20 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 12 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

Overvoltage Transient Protection

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold which is 107%, the high side MOSFET is allowed to turn on the next clock cycle.

Low Power Mode Operation

By pulling high the Low_P pin all converters will operate in pulse-skipping mode, greatly reducing the overall power consumption at light and no load conditions. Although each buck converter has a skip comparator that makes sure regulation is not lost when a heavy load is applied and low power mode is enabled, system design needs to make sure that the LP pin is pulled low for continuous loading in excess of 100 mA.



When low power is implemented, the peak inductor current used to charge the output capacitor is:

$$I_{LIMIT} = 0.25 \bullet T_{SLEEP_CLK} \bullet \frac{V_{IN} - V_{OUT}}{L}$$
(6)

Where T_{SLEEP CLK} is half of the converter switching period, 2/f_{SW}.

The size of the additional ripple added to the output is:

$$\Delta V_{OUT} = \frac{1}{C} \bullet \left(\frac{L \bullet I_{LIMIT}^{2}}{2} \bullet \frac{V_{IN}}{V_{OUT} \bullet (V_{IN} - V_{OUT})} - \frac{I_{LOAD}}{f_{SLEEP_CLK}} \right)$$
(7)

And the peak output voltage during low power operation is (see Figure 23):

$$V_{OUT_PK} = V_{OUT} + \frac{\Delta V_{OUT}}{2} \tag{8}$$

Figure 23. Peak Output Voltage During Low Power Operation

Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

3.3-V and 6.5 LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 4.7 μF to 10 μF for V7V pin 21
- 3.3 µF or larger for V3V pin 229

Layout Recommendation

Layout is a critical portion of PMIC designs.

- · Place tracing for output voltage and LX on the top layer and an inner power plane for VIN.
- For best thermal performance, pins 25, 26, 27, and 28 should be connected to GND on the top PCB layer as well as inner GND plane by through-hole connections.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS65253 device to provide a thermal path from the PowerPad land to ground.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide
 adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor.
 Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the CMPx pins. The CMPx and ROSC pins are sensitive
 to noise so the components associated to these pins should be located as close as possible to the IC and
 routed with minimal lengths of trace.



PACKAGE OPTION ADDENDUM

15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65253RHDR	ACTIVE	VQFN	RHD	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65253	Samples
TPS65253RHDT	ACTIVE	VQFN	RHD	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65253	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

15-Apr-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til dilliononono aro momina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65253RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS65253RHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

www.ti.com 18-Aug-2014




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65253RHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
TPS65253RHDT	VQFN	RHD	28	250	210.0	185.0	35.0

5 x 5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RHD (S-PVQFN-N28)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206358-3/L 05/15

NOTE: All linear dimensions are in millimeters



RHD (S-PVQFN-N28)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.