10-Channel Level Shifter and VCOM Buffer

FEATURES

- **10-Channel Level Shifter, Organized as Two Groups of 8 + 2 Channels**
- **Separate Positive Supplies (V_{GH}) for Each Group**
- **V_{GH} Levels up to 38V**
- **V_{GL} Levels down to –13V**
- **Logic Level Inputs**
- **High Peak Output Currents**
- **High-Speed V_{COM} Buffer**
- **28-Pin 5x5 mm QFN Package**

APPLICATIONS

- **Large Format LCD Displays using GIP Technology**

DESCRIPTION

The TPS65190 is a combined multi-channel level-shifter and V_{COM} buffer intended for use in large format LCD display applications such as TVs and monitors. The device converts the logic-level signals generated by the Timing Controller (T-CON) to the high-level gate drive signals used by the display panel and amplifies/buffers an externally generated V_{COM} voltage.

The 10 level shifter channels are organized as 2 groups, each with its own positive supply. Channels 1-6 and 9-10 are supplied by V_{GH1} and channels 7-8 are supplied by V_{GH2}. The two positive supplies can be tied together if one positive supply voltage is used for all level shifter channels. Both level shifter groups use the same negative supply V_{GL}.

The level-shifters feature low impedance output stages that achieve fast rise and fall times even when driving significant capacitive loads.

The uncommitted high-speed operational amplifier features a high slew rate and high peak current capability that make it particularly suitable for driving the panel's common rail (V_{COM}).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009, Texas Instruments Incorporated

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T_A	ORDERING	PACKAGE	PACKAGE MARKING
–40 to 85°C	TPS65190RHDR	28-Pin QFN	TPS65190

(1) The device is supplied taped and reeled, with 3000 devices per reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
	Voltage on VGH1, VGH2(2)	45	V
	Voltage on VGL(2)	–15	V
	Voltage on AVDD(2)	20	V
	Voltage on IN1 through IN10 (2)	–0.3 to 7.0	V
	Voltage on POS, NEG(2)	–0.3 to V_{AVDD} + 0.3	V
	Differential voltage between POS and NEG	$\pm V_{AVDD}$	V
	ESD Rating HBM	2	kV
	ESD Rating MM	200	V
	ESD Rating CDM	700	V
	Continuous power dissipation	See Dissipation Rating Table	
T_A	Operating ambient temperature range	–40 to 85	°C
T_J	Operating junction temperature range	–40 to 150	°C
T_{STG}	Storage temperature range	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Voltage values are with respect to the GND pin

DISSIPATION RATINGS

PACKAGE	θ_{JA}	$T_A \le 25°C$ POWER RATING	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
28-Pin QFN(1)	35 °C/W	3.57 W	2.29 W	1.86 W

(1) Refer to application section on how to improve thermal resistance θ_{JA}.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{GH1}	Positive supply voltage range	12	30	38	V
V_{GH2}		12	30	38	
V_{GL}	Negative supply voltage range	–2	–6.2	-13	V
V_{IN}	Level shifter input voltage range	3	3.3	5	V
V_{AVDD}	Operational amplifier positive supply voltage range	8	15	20	V
V_{POS}, V_{NEG}	Operational amplifier common-mode input voltage range	1	0.5 x V_{AVDD}	V_{AVDD}-1	V
T_A	Operating ambient temperature	–40		85	°C
T_J	Operating junction temperature	–40		125	°C

Copyright © 2009, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS

V_{GH1} = V_{GH2} = 30 V; V_{GL} = –6.2 V; V_{AVDD} = 15 V; T_A = –40 °C to 85 °C; typical values are at 25 °C unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LEVEL SHIFTER						
I_{GH1}	V_{GH1} Supply current	IN1 to IN10 = GND		0.18	1	mA
I_{GH2}	V_{GH2} Supply current	IN1 to IN10 = GND		0.012	0.1	mA
I_{GL}	V_{GL} Supply current	IN1 to IN10 = GND		0.015	0.1	mA
I_{OUTX}	Peak output current	Channels 1-8, sourcing		490		mA
		Channels 1-8, sinking		850		
		Channels 9-10, sourcing		250		
		Channels 9-10, sinking		450		
I_{INX}	Input current	Channels 1-10, inputs connected to GND		-0.003	±1	µA
		Channels 1-10, inputs connected to 3.3 V		-0.002	±1	
V_{IH}	High level input threshold	Channels 1 through 10			2.0	V
V_{IL}	Low level input threshold	Channels 1 through 10	0.5			V
V_{DROPH}	Output voltage drop high	Channels 1 through 8, I_{OUT} = 10 mA		0.19	0.4	V
		Channels 9 and 10, I_{LOAD} = 10 mA		0.36	1	
V_{DROPL}	Output voltage drop low	Channels 1 through 8, I_{OUT} = –10 mA		0.06	0.4	V
		Channels 9 and 10, I_{OUT} = –10 mA		0.11	1	
t_R	Rise time	Channels 1 through 8. C_{OUT} = 4.7 nF (1)		404	600	ns
		Channels 9 and 10. C_{OUT} = 4.7 nF (1)		740	950	
t_F	Fall time	Channels 1 through 8. C_{OUT} = 4.7 nF (1)		192	370	ns
		Channels 9 and 10. C_{OUT} = 4.7 nF (1)		377	700	
t_{PH}	Propagation delay	Rising edge, C_{OUT} = 150 pF		27		ns
t_{PL}		Falling edge, C_{OUT} = 150 pF		40		
OPERATIONAL AMPLIFIER						
I_{AVDD}	Supply current	V_{CM} = 7.5 V, unity gain, no load		5.4		mA
V_{OS}	Input offset voltage	V_{CM} = 7.5 V		1	±20	mV
I_{IB}	Input bias current	V_{CM} = 7.5 V		0.001	±0.1	µA
V_{CM}	Common-mode input voltage range	V_{AVDD} = 8 V to 20 V	1		V_{AVDD} –1	V
CMRR	Common mode rejection ratio	V_{CM} = 1 V to 14 V, 1 Hz, no load		93		dB
A_{VOL}	Open loop gain	V_{OUT} = 0.5 V to 14.5 V, no load		88		dB
V_{DROPL}	Output voltage drop low	I_O = –10 mA		52	200	mV
V_{DROPH}	Output voltage drop high	I_O = 10 mA		85	200	mV
PSRR	Power supply rejection ratio	Measured at 1 Hz		90		dB
BW	Small signal unity gain bandwidth	–3 dB, V_{IN} = 100 mV_{PP}		76		MHz
SR	Slew rate, rising	A_V = 1, V_{CM}=7.5 V, V_{IN} = 2 V_{PP}		66		V/µs
	Slew rate, falling			53		
I_O	Output current	Peak. V_{CM} = 7.5 V	±200	±450		mA
		V_{OUT} = 13 V, sourcing	100	225		
		V_{OUT} = 2 V, sinking	–100	317		
I_{SC}	Short circuit current	OUT shorted to GND or AVDD (2)	±250	±498	±900	mA

(1) Rise and fall times are measured between 10% and 90% of the waveform's maximum amplitude.
(2) To prevent overheating, short-circuit conditions must not be allowed to persist indefinitely. The maximum allowable duration of short-circuit conditions will be determined by the IC's junction-to-ambient thermal resistance (θ_{JA}) and the ambient temperature of the application.

Copyright © 2009, Texas Instruments Incorporated

DEVICE INFORMATION

PIN ASSIGNMENT



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
IN9	1	I	Level shifter channel 9 input
IN8	2	I	Level shifter channel 8 input
IN7	3	I	Level shifter channel 7 input
IN6	4	I	Level shifter channel 6 input
IN5	5	I	Level shifter channel 5 input
IN4	6	I	Level shifter channel 4 input
IN3	7	I	Level shifter channel 3 input
IN2	8	I	Level shifter channel 2 input
IN1	9	I	Level shifter channel 1 input
VGH1	10	P	Positive supply for level shifter channels 1-6 and 9-10
VGL	11	P	Negative supply voltage for all level shifter channels
VGH2	12	P	Positive supply for level shifter channels 7-8
OUT1	13	O	Level shifter channel 1 output
OUT2	14	O	Level shifter channel 2 output
OUT3	15	O	Level shifter channel 3 output
OUT4	16	O	Level shifter channel 4 output
OUT5	17	O	Level shifter channel 5 output
OUT6	18	O	Level shifter channel 6 output
OUT7	19	O	Level shifter channel 7 output
OUT8	20	O	Level shifter channel 8 output
OUT9	21	O	Level shifter channel 9 output
OUT10	22	O	Level shifter channel 10 output
GND	23	P	Ground connection for level shifter and operational amplifier.
AVDD	24	P	Operational amplifier positive supply
OUT	25	O	Operational amplifier output
NEG	26	I	Operational amplifier inverting input
POS	27	I	Operational amplifier non-inverting input

Copyright © 2009, Texas Instruments Incorporated

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
IN10	28	I	Level shifter channel 10 input
Exposed Thermal Die		P	Connect to the system V_{GL} connection.

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

LEVEL SHIFTER		
Rise time	Channels 1-8, C_{OUT} = 8 pF	Figure 1
	Channels 1-8, C_{OUT} = 4.7 nF	Figure 2
	Channels 9-10, C_{OUT} = 8 pF	Figure 3
	Channels 9-10, C_{OUT} = 4.7 nF	Figure 4
Fall time	Channels 1-8, C_{OUT} = 8 pF	Figure 5
	Channels 1-8, C_{OUT} = 4.7 nF	Figure 6
	Channels 9-10, C_{OUT} = 8 pF	Figure 7
	Channels 9-10, C_{OUT} = 4.7 nF	Figure 8
Propagation delay, channels 1 to 8	Channels 1-8, rising, C_{OUT} = 8 pF	Figure 9
	Channels 1-8, falling, C_{OUT} = 8 pF	Figure 10
	Channels 9-10, rising, C_{OUT} = 8 pF	Figure 11
	Channels 9-10, falling, C_{OUT} = 8 pF	Figure 12
Peak output current	Channels 1-8, C_{OUT} = 10 nF	Figure 13
	Channels 9-10, C_{OUT} = 10 nF	Figure 14
Output voltage drop	Output low	Figure 15
	Output high	Figure 16
OPERATIONAL AMPLIFIER		
Small signal frequency response	V_{CM} = 7.5 V, V_{IN} = 100 mV_{PP}	Figure 17
Output voltage drop		Figure 18
Slew rate	Output rising, C_{OUT} = 150 pF	Figure 19
	Output falling, C_{OUT} = 150 pF	Figure 20



Figure 1.



Figure 2.



Figure 3.



Figure 4.



Figure 5.



Figure 6.



Figure 7.



Figure 8.

Copyright © 2009, Texas Instruments Incorporated

PROPAGATION DELAY – RISING
IN-OUT, CHANNELS 1-8, C_{OUT}=8pF



Figure 9.

PROPAGATION DELAY – FALLING
IN-OUT, CHANNELS 1-8, C_{OUT}=8pF



Figure 10.

PROPAGATION DELAY – RISING
IN-OUT, CHANNELS 9-10, C_{OUT}=8pF



Figure 11.

PROPAGATION DELAY – FALLING
IN-OUT, CHANNELS 9-10, C_{OUT}=8pF



Figure 12.

PEAK OUTPUT CURRENT
CHANNELS 1-8, C_{OUT}=10nF



Figure 13.

PEAK OUTPUT CURRENT
CHANNELS 9-10, C_{OUT}=10nF



Figure 14.

Copyright © 2009, Texas Instruments Incorporated



Figure 15.



Figure 16.



Figure 17.

Copyright © 2009, Texas Instruments Incorporated

OPERATIONAL AMPLIFIER
OUTPUT VOLTAGE DROP



Figure 18.

OPERATIONAL AMPLIFIER
POSITIVE SLEW RATE, C_{OUT}=150pF



Figure 19.

OPERATIONAL AMPLIFIER
NEGATIVE SLEW RATE, C_{OUT}=150pF



Figure 20.

DETAILED DESCRIPTION

The TPS65190 contains 10 level shifter channels and one high-speed operational amplifier.

The 10 level shifter channels are organized in two groups: the first group, comprising channels 1-6 and 9-10 is powered from V_{VGH1} and V_{GL}; the second group, comprising channels 7 and 8 is powered from V_{GH2} and V_{GL}. Channels 1 to 8 are optimized for high speed operation while channels 9 and 10 operate a little slower.

All level shifter channels feature the same input circuitry and are compatible with the standard logic-level signals generated by timing controllers in typical applications. The output circuitry has been designed to achieve high rise and fall times when driving the capacitive loads typically encountered in LCD display applications

The input and output stages of the operational amplifier extend close to both supply rails and the output stage has been optimized to supply the fast transient currents typical in V_{COM} applications.

APPLICATION INFORMATION

It is recommended to use high quality ceramic capacitors to decouple each supply pin. In typical applications 10 µF is recommended for V_{GH1} and V_{GL}, while 1 µF is normally sufficient for V_{GH2}.

Use level shifter channels 1 to 8 for high-speed clock signals and use channels 9 to 10 for lower-speed signals (see Figure 14). The inputs of any unused level shifter channels should be tied to GND. The outputs of any unused level shifter channels should be left floating.

It is recommended to use low-value feedback resistors with the VCOM buffer to minimize the effects of stray capacitance at its inverting input. Using high value feedback resistors can cause excessive peaking in the amplifier's gain response (caused by pole formed by the feedback resistor and the stray capacitance). If the VCOM buffer is used in a unity gain configuration, the flattest gain response is achieved using a direct connection between the amplifier's output and inverting input.

If the VCOM buffer is not used, tie AVDD, its inverting and non-inverting inputs, and its output to GND.

Copyright © 2009, Texas Instruments Incorporated



Figure 21. Typical Application Circuit

PCB LAYOUT

Proper PCB layout is essential if the TPS65190's specified performance is to be achieved, and the following basic steps should be followed as a minimum:

1. Use high quality ceramic decoupling capacitors, placed as close as possible to the IC pins they are decoupling
2. Use short, wide tracks to route power to the IC
3. Ensure that the PCB's thermal design is adequate to dissipate power away from the IC

The TPS65190 is supplied in a 28-Pin QFN thermally enhanced package designed to eliminate the use of bulky heat sinks and slugs. In order to benefit from these superior thermal properties PCB layout and manufacturing should follow the guidelines contained in the following application reports, available for free download from http://www.ti.com.

- Application Report – QFN Layout Guidelines (SLOA122)
- Application Report – QFN/SON PCB Attachment (SLUA271A)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS65190RHDR	ACTIVE	VQFN	RHD	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65190	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65190RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65190RHDR	VQFN	RHD	28	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW

RHD 28

VQFN - 1 mm max height

5 x 5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204400/G

RHD (S–PVQFN–N28) PLASTIC QUAD FLATPACK NO–LEAD



4204400/F 09/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) Package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO–220.

RHD (S–PVQFN–N28) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206358–2/L 05/15

NOTE: All linear dimensions are in millimeters

RHD (S–PVQFN–N28) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated