











**TPS65055** 

# SLVS844A - SEPTEMBER 2008-REVISED JUNE 2015

# TPS65055 2.25-MHz Dual Step-Down Converter With 4 Low-Input Voltage LDOs

#### **Features**

- Up to 95% Efficiency
- Output Current for DCDC Converters 2 x 0.6 A
- Two Selectable Fixed Output Voltages 1 V and 1.2 V for DCDC2
- V<sub>IN</sub> Range for DCDC Converters From 2.5 V to 6
- 2.25-MHz Fixed-Frequency Operation
- Power Save Mode at Light Load Current
- 180° Out-of-Phase Operation
- Output Voltage Accuracy in PWM Mode ±1%
- Low Ripple PFM Mode
- Total Typical 32-µA Quiescent Current for Both **DC-DC Converters**
- 100% Duty Cycle for Lowest Dropout
- 2 General-Purpose 400 mA High PSRR LDOs
- 2 General-Purpose 200 mA High PSRR LDOs
- V<sub>IN</sub> Range for LDOs From 1.5 V to 6.5 V
- Digital Voltage Selection for the LDOs
- I<sup>2</sup>C Compatible Interface
- Available in a 4 mm x 4 mm 32-Pin QFN Package

# **Applications**

- Cell Phones, Smart Phones
- **WLAN**
- PDAs, Pocket PCs
- OMAP™ and Low Power DSP Supplies
- XScale
- Portable Media Players
- **Digital Cameras**

# 3 Description

The TPS65055 device is an integrated Power Management IC for applications powered by one Li-Ion or Li-Polymer cell, which require multiple power rails.

The TPS65055 provides two highly 2.25 MHz step-down converters targeted at providing the core voltage and I/O voltage in a processor-based system. Both step-down converters enter a low power mode at light load for maximum efficiency across the widest possible range of load currents.

For low noise applications the device can be forced into fixed frequency PWM mode using the I<sup>2</sup>C compatible interface. In shutdown mode, current consumption is reduced to less than 1 µA.

The device allows the use of small inductors and capacitors to achieve a small solution size.

The TPS65055 provides an output current of up to 0.6 A on each DC-DC converter.

The TPS65055 also integrates two 400-mA LDO and two 200-mA LDO voltage regulators, which can be turned on/off using separate enable pins on each LDO. Each LDO operates with an input voltage range from 1.5 V to 6.5 V allowing them to be supplied from one of the step-down converters or directly from the main battery. Two digital input pins are used to set the output voltage of the LDOs from a set of 9 combinations for LDO1 to LDO4. Additionally, the converters can be controlled by an I<sup>2</sup>C compatible interface.


The TPS65055 is available in a small 32-pin leadless package (4 mm × 4 mm QFN) with a 0.4-mm pitch.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS65055	VQFN (32)	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Block Diagram**





# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	17
2	Applications 1		8.5 Programming	17
3	Description 1		8.6 Register Maps	20
4	Revision History2	9	Application and Implementation	30
5	Pin Configuration and Functions3		9.1 Application Information	30
6	Specifications4		9.2 Typical Application	31
•	6.1 Absolute Maximum Ratings 4	10	Power Supply Recommendations	35
	6.2 ESD Ratings	11	Layout	35
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	35
	6.4 Thermal Information5		11.2 Layout Example	36
	6.5 Electrical Characteristics5	12	Device and Documentation Support	37
	6.6 Dissipation Ratings 8		12.1 Device Support	37
	6.7 Typical Characteristics		12.2 Community Resources	37
7	Parameter Measurement Information 11		12.3 Trademarks	37
8	Detailed Description 12		12.4 Electrostatic Discharge Caution	37
	8.1 Overview 12		12.5 Glossary	37
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	37

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


# Changes from Original (September 2008) to Revision A

**Page** 

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



# 5 Pin Configuration and Functions



**Pin Functions** 

PIN			DECODINE			
NAME	NO.	1/0	DESCRIPTION			
AGND	2	I	Analog GND, connect to PGND and PowerPAD			
BP	1	I	nput for bypass capacitor for internal reference			
DEF_DCDC2	17	I	Select pin of converter 2 output voltage. High = 1 V, low = 1.2 V			
DEFLDO1	9	ı	Digital input, used to set the default output voltage of LDO1 to LDO4; LSB			
DEFLDO2	6	ı	Digital input, used to set the default output voltage of LDO1 to LDO4; MSB			
discharge	14	0	Open-drain output driven by the signal at the threshold input			
DPD	13	0	Open-drain active low output; low after UVLO event			
EN_DCDC1	25	I	Enable input for converter1, active high			
EN_DCDC2	26	I	Enable input for converter2, active high			
EN_LDO1	27	I	Enable input for LDO1. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO2	28	I	Enable input for LDO2. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO3	15	I	Enable input for LDO3. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO4	16	1	Enable input for LDO4. Logic high enables the LDO, logic low disables the LDO.			
L1	22	0	Switch pin of converter1. Connected to inductor			
L2	20	0	Switch pin of converter 2. Connected to inductor.			
PGND1	23	I	GND for converter 1			
PGND2	19	1	GND for converter 2			
RST	8	0	Open-drain active low output; low after UVLO event			
SCLK	32	I	Clock input for the I <sup>2</sup> C compatible interface.			
SDAT	31	I/O	Data line for the I <sup>2</sup> C compatible interface.			
threshold	7	I	Input to comparator driving the discharge output. If the input voltage at threshold is < 0.8 V, the discharge output is actively pulled low.			
Vcc	3	I	Power supply for digital and analog circuitry of DCDC1, DCDC2 and LDOs. This pin must be connected to the same voltage supply as VINDCDC1/2.			



#### Pin Functions (continued)

PIN		1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
VDCDC1	24	1	Feedback voltage sense input, connect directly to Vout1					
VDCDC2	18	I	Feedback voltage sense input, connect directly to Vout2					
VINDCDC1/2	21		Input voltage for VDCDC1 and VDCDC2 step-down converter. This must be connected to the same voltage supply as VCC.					
VINLDO1	29	- 1	Input voltage for LDO1					
VINLDO2	4	1	Input voltage for LDO2					
VINLDO3/4	11	I	Input voltage for LDO3 and LDO4					
VLDO1	30	0	Output voltage of LDO1					
VLDO2	5	0	Output voltage of LDO2					
VLDO3	10	0	Output voltage of LDO3					
VLDO4	12	0	Output voltage of LDO4					
PowerPAD™	-		Connect to GND					

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage range on all pins except A/PGND, EN_LDO1 pins with respect to AGND	-0.3	7	V
Input voltage range on EN_LDO1 pins with respect to AGND	-0.3	V <sub>CC</sub> +0.5	V
Output voltage range on LDO1, LDO2, LDO3, LDO4 pins with respect to AGND	-0.3	4	V
Current at VINDCDC1/2, L1, PGND1, L2, PGND2		1800	mA
Current at all other pins		1000	mA
Continuous total power dissipation	See Diss	sipation Ratings	
T <sub>A</sub> Operating free-air temperature	-40	85	°C
T <sub>J</sub> Maximum junction temperature		125	°C
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds		260	°C
T <sub>st</sub> Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges; HBM according to EIA/JESD22-A114-B: 1.5 kV; and CDM according EIA/JESD22C101C: 500 V, however, it is advised that precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.

# 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)			
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>INDCDC1/2</sub>	Input voltage range for step-down converters	2.5	4	6	V
V <sub>DCDC1</sub>	Output voltage range for VDCDC1 step-down converter	0.6		V <sub>INDCDC1</sub>	V
V <sub>DCDC2</sub>	Output voltage range for VDCDC2 step-down converter	0.6		V <sub>INDCDC2</sub>	V
V <sub>INLDO1</sub> , V <sub>INLDO2</sub> , V <sub>INLDO3/4</sub>	Input voltage range for LDOs	1.5		6.5	V
V <sub>LDO1-3</sub>	Output voltage range for LDO1 and LDO3	0.8		2.8	V
V <sub>LDO2-4</sub>	Output voltage range for LDO2 and LDO4	1		3	V
I <sub>OUTDCDC1</sub>	Output current at L1			600	mA
L1	Inductor at L1 <sup>(1)</sup>	1.5	2.2		μΗ
C <sub>INDCDC1/2</sub>	Input capacitor at VINDCDC1/2 <sup>(1)</sup>	22			μF
C <sub>OUTDCDC1</sub>	Output capacitor at VDCDC1 (1)	10	22		μF
I <sub>OUTDCDC2</sub>	Output current at L2			600	mA
L2	Inductor at L2 <sup>(1)</sup>	1.5	2.2		μH
C <sub>OUTDCDC2</sub>	Output capacitor at VDCDC2 <sup>(1)</sup>	10	22		μF
C <sub>VCC</sub>	Input capacitor at VCC (1)	1			μF
C <sub>in1-2</sub>	Input capacitor at VINLDO1/2 <sup>(1)</sup>	2.2			μF
C <sub>in3-4</sub>	Input capacitor at VINLDO3/4 <sup>(1)</sup>	2.2			μF
C <sub>OUT1-2</sub>	Output capacitor at VLDO1-4 <sup>(1)</sup>	2.2			μF
I <sub>LDO1,2</sub>	Output current at VLDO1,2			400	mA
I <sub>LDO3,4</sub>	Output current at VLDO3,4			200	mA
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
T <sub>J</sub>	Operating junction temperature	-40		125	°C
R <sub>CC</sub>	Resistor from battery voltage to V <sub>cc</sub> used for filtering <sup>(2)</sup>		1	10	Ω

<sup>(1)</sup> See Application and Implementation for more details.

# 6.4 Thermal Information

		TPS65055	
	THERMAL METRIC <sup>(1)</sup>	RSM [VQFN]	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics

 $V_{IN}$  = 3.6 V, EN =  $V_{IN}$ , MODE = GND, L = 2.2  $\mu$ H,  $C_{OUT}$  = 22  $\mu$ F,  $T_A$  = -40°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

PARAMETER TEST CONDITIONS				TYP MAX	(	UNIT
SUPPLY CURRENT	SUPPLY CURRENT					
V <sub>cc</sub> Input voltage	range		2.5	(	6	V

<sup>(2)</sup> Up to 2 mA can flow into V<sub>cc</sub> when both converters are running in PWM, this resistor causes the UVLO threshold to be shifted accordingly.



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 3.6 V, EN =  $V_{IN}$ , MODE = GND, L = 2.2  $\mu$ H,  $C_{OUT}$  = 22  $\mu$ F,  $T_A$  = -40°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

otnerwis	e noted)						
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			One converter, $I_{OUT}=0$ mA. PFM mode enabled; device not switching, EN_DCDC1 = $V_{IN}$ or EN_DCDC2 = $V_{IN}$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		30	40	μΑ
			Two converters, $I_{OUT} = 0$ mA, PFM mode device not switching, EN_DCDC1 = $V_{IN}$ and EN_DCDC2 = $V_{IN}$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		40	55	μΑ
			One converter, $I_{OUT} = 0$ mA, PFM mode enabled; device not switching, EN_DCDC1 = $V_{\rm IN}$ or EN_DCDC2 = $V_{\rm IN}$ ; EN_LDO1 = EN_LDO2 = EN_LDO3 = EN_LDO4 = $V_{\rm IN}$		190	260	μA
ı	Operating guicesent ourrest int	o.V	One converter, $I_{OUT}=0$ mA, Switching with no load, PWM operation EN_DCDC1 = $V_{IN}$ or EN_DCDC2 = $V_{IN}$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		0.85		mA
l <sub>Q</sub>	Operating quiescent current int	o vcc	Two converters, $I_{OUT} = 0$ mA, Switching with no load, PWM operation EN_DCDC1 = $V_{IN}$ AND EN_DCDC2 = $V_{IN}$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		1.25		mA
$I_{(SD)}$	Shutdown current		EN_DCDC1 = EN_DCDC2 = GND EN_LDO1 = EN_LDO2 = EN_LDO3 = EN_LDO4 = GND		18	22	μΑ
V <sub>(UVLO)</sub>	Undervoltage lockout threshold converters and LDOs	for DCDC	Voltage at V <sub>CC</sub>		1.8	2	V
EN_DCD0	C1, EN_DCDC2, DEFDCDC2, D	EFLDO1, DEFLD	O2, EN_LDO1, EN_LDO2, EN_LDO3, EN_LDO4				
V <sub>IH</sub>	High-level input voltage, SDAT EN_DCDC1, EN_DCDC2, DEF EN_LDO1, EN_LDO2, EN_LDO	DCDC2,		1.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage SDAT, EN_DCDC1, EN_DCDC2, EN_ EN_LDO2, EN_LDO3, EN_LDO	LDO1,		0		0.4	V
I <sub>IN</sub>	Input bias current SDAT, SCLK, EN_DCDC1, EN_DCDC2, DEFDCDC2, DEFLDO1, DEFLDO2, EN_LDO1, EN_LDO2, EN_LDO3, EN_LDO4				0.01	1	μΑ
V <sub>IH</sub>	DEFLDO1, DEFLDO2		V <sub>CC</sub> = 2.5 V	1.0			٧
V <sub>IL</sub>	DEFLDO1, DEFLDO2		V <sub>CC</sub> = 6.5 V			0.38	V
RPD	Pulldown resistor at DEFLDO1 LOW signal	, DEFLDO2 for	Pulled to GND			1	kΩ
RPU	Pullup resistor at DEFLDO1, D HIGH signal	EFLDO2 for	Pulled to V <sub>CC</sub>			1	kΩ
RGNDop en	Resistance at DEFLDO1, DEF detect open state	LDO2 to GND to		10			МΩ
RVCCop en	Resistance at DEFLDO1, DEF detect open state	LDO2 to Vcc to		20			МΩ
POWER S	SWITCH						
r <sub>no()</sub>	P-channel MOSFET on	DCDC1,	VINDCDC1/2 = 3.6 V		280	630	mΩ
r <sub>DS(on)</sub>	resistance	DCDC2	VINDCDC1/2 = 2.5 V		400		11132
I <sub>LD_PMOS</sub>	P-channel leakage current	I	V <sub>DS</sub> = 6 V			1	μΑ
		DCDC1,	VINDCDC1/2 = 3.6 V		220	450	mΩ
	Tesistance Boboz		VINDCDC1/2 = 2.5 V		320		
I <sub>LK_NMOS</sub>	N-channel leakage current	D0DC:	V <sub>DS</sub> = 6 V		7	10	μA
I <sub>(LIMF)</sub>	Forward current limit PMOS (high-side) and NMOS (low	DCDC1	2.5 V ≤ V <sub>IN</sub> ≤ 6 V	0.85	1.0	1.15	Α
(LIIVIF)	(nign-side) and NMOS (low side)	DCDC2	2.5 v = v <sub>IN</sub> = 0 v	0.85	1.0	1.15	_ ^
$T_{SD}$	Thermal shutdown		Increasing junction temperature		150		°C
	Thermal shutdown hysteresis		Decreasing junction temperature		20		°C
OSCILLA	TOR						
f <sub>SW</sub>	Oscillator frequency			2.025	2.25	2.475	MHz



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 3.6 V, EN =  $V_{IN}$ , MODE = GND, L = 2.2  $\mu$ H,  $C_{OUT}$  = 22  $\mu$ F,  $T_A$  = -40°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	Ī						
V <sub>OUT</sub>	Output voltage range			0.8		V <sub>IN</sub>	V
001		DCDC4	V <sub>IN</sub> = 2.5 V to 6 V, Mode = GND, PFM operation, 0 mA < I <sub>OUT</sub> < I <sub>OUTMAX</sub>	-1.5 %	0%	3.5%	
V <sub>OUT</sub>	DC output voltage accuracy	DCDC1, DCDC2 <sup>(1)</sup>	$V_{IN} = 2.5 \text{ V to 6 V, Mode} = V_{IN},$ PWM operation, 0 mA < $I_{OUT} < I_{OUTMAX}$	-1.5 %	0%	1.5%	
$\Delta V_{OUT}$	Power save mode ripple voltage	a (2)	I <sub>OUT</sub> = 1 mA, PFM = GND, Bandwidth = 20 MHz	70	25		$mV_{PP}$
t <sub>Start</sub>	Start-up time		Time from active EN to start switching		170		μs
t <sub>Ramp</sub>	V <sub>OUT</sub> Ramp up time		Time to ramp from 5% to 95% of V <sub>OUT</sub>		750		μs
R <sub>DIS</sub>	Internal discharge resistor at L1	12	1 to tamp nom 6/8 to 55/8 to 1001		350		Ω
V <sub>OL</sub>	RST, DPD, discharge output lov		I <sub>OL</sub> = 1 mA, V <sub>threshold</sub> < 0.8 V			0.3	V
*OL	RST, DPD sink current	v voltago	IOL = 1 11171, Vinresnoid V 3.50 V	1		0.0	mA
$I_{OL}$	discharge sink current			10			mA
	RST, DPD, discharge output lea	akage current	V <sub>threshold</sub> > 0.8 V, RST and DPD outputs turned off (internal NMOS in high impedance state)	10	0.01	1	μA
1/	V voltage			0.78	0.8	0.82	V
$V_{th}$	V <sub>threshold</sub> voltage Hysteresis on threshold		Voltage rising	0.78	80	0.82	mV
\// DO4	•	V DDODOUT DE	Voltage decreasing		80		mv
VLDO1,	VLDO2, VLDO3 and VLDO4 LOV		GULATURS				
V <sub>INLDO</sub>	Input voltage range for LDO1, L LDO4	.DO2, LDO3,		1.5		6.5	V
V <sub>LDO1</sub>	LDO1 output voltage range			0.8		2.8	V
$V_{LDO2}$	LDO2 output voltage range			1.2		3	V
$V_{LDO3}$	LDO3 output voltage			0.8		2.8	V
$V_{LDO4}$	LDO4 output voltage range			1.2		3	V
lo	Maximum output current for LD	O1,LDO2		400			mA
I <sub>O</sub>	Maximum output current for LD	O3, LDO4		200			IIIA
Lance	LDO1 and LDO2 short-circuit cu	urrent limit	$V_{LDO1} = GND, V_{LDO2} = GND$			800	mA
I <sub>(SC)</sub>	LDO3 and LDO4 short-circuit cu	urrent limit	$V_{LDO3} = GND, V_{LDO4} = GND$			400	mA
	Dropout voltage at LDO1		I <sub>O</sub> = 250 mA, V <sub>INLDO</sub> = 1.8 V			600	mV
	Dropout voltage at LDO2		I <sub>O</sub> = 400 mA, V <sub>INLDO</sub> = 3.3 V			450	mV
	Dropout voltage at LDO3, LDO4	4	I <sub>O</sub> = 200 mA, V <sub>INLDO</sub> = 1.8 V			280	mV
	Output voltage accuracy for LDC LDC3	O1, LDO2,	I <sub>O</sub> = 10 mA	-2%		1%	
	Leakage current from V <sub>INLDOx</sub> to	V <sub>LDOx</sub>	LDO enabled, V <sub>INLDOx</sub> = 6.5 V; V <sub>O</sub> = 1.0 V, T = 140°C		3		μΑ
	Output voltage accuracy for LDC LDO3, LDO4	O1, LDO2,	I <sub>O</sub> = 10 mA	-2%		1%	
	Line regulation for LDO1, LDO2	2, LDO3, LDO4	$ \begin{array}{l} V_{INLDO1,2} = V_{LDO1,2} + 0.5 \ V \ (minimum\ 2.5 \ V) \ to\ 6.5 \ V, \\ V_{INLDO3,4} = V_{LDO3,4} + 0.5 \ V \ (minimum\ 2.5 \ V) \ to\ 6.5 \ V, \\ I_{O} = 10 \ mA \end{array} $	-1%		1%	
	Load regulation for LDO1, LDO	2, LDO3, LDO4	I <sub>O</sub> = 0mA to 400 mA for LDO1, LDO2 I <sub>O</sub> = 0mA to 200 mA for LDO3, LDO4	-1%		1%	
	Regulation time for LDO1, LDO	2, LDO3, LDO4	Load change from 10% to 90%		10		μs
PSRR	Power supply rejection ratio		f = 10 kHz; I <sub>O</sub> = 50 mA; V <sub>I</sub> = V <sub>O</sub> + 1 V		70		dB
R <sub>DIS</sub>	Internal discharge resistor at VL VLDO3, VLDO4	DO1, VLDO2,			350		Ω
T <sub>SD</sub>	Thermal shutdown		Increasing junction temperature		140		°C
	Thermal shutdown hysteresis		Decreasing junction temperature		20		°C

<sup>(1)</sup> Output voltage specification does not include tolerance of external voltage programming resistors.

<sup>(2)</sup> In power save mode, PWM operation is typically entered at IPSM = VIN/32 Ω.



# 6.6 Dissipation Ratings


PACKAGE	$\begin{array}{c c} \textbf{PACKAGE} & \textbf{R}_{\theta \text{JA}} & \textbf{T}_{\text{A}} \leq 25 ^{\circ} \text{C} \\ \textbf{POWER RATING} \end{array}$		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
RSM <sup>(1)</sup>	RSM <sup>(1)</sup> 58 K/W		17 mW/K	0.95 W	0.68 W	


<sup>(1)</sup> The thermal resistance junction-to-case of the RSM package is 4 K/W measured on a high K board.

# 6.7 Typical Characteristics

**Table 1. Table Of Graphs** 

			FIGURE
η	Efficiency DCDC1 (V <sub>O</sub> = 2.1 V)	vs Load current / PWM mode	Figure 1
η	Efficiency DCDC1 (V <sub>O</sub> = 2.1 V)	vs Load current / PFM mode	Figure 2
η	Efficiency DCDC2 (V <sub>O</sub> = 1.575 V)	vs Load current / PWM mode	Figure 3
η	Efficiency DCDC2 (V <sub>O</sub> = 1.575 V)	vs Load current / PFM mode	Figure 4
η	Efficiency DCDC2 (V <sub>O</sub> = 1.2 V)	vs Load current / PWM mode	Figure 5
η	Efficiency DCDC2 (V <sub>O</sub> = 1.2 V)	vs Load current / PFM mode	Figure 6
	Output voltage ripple in PFM mode	Scope plot	Figure 7
	Output voltage ripple in PWM mode	Scope plot	Figure 8
	Startup timing DCDC1, DCDC2, LDO1	Scope plot	Figure 9
	Startup timing LDO1, LDO2, LDO3, LDO4	Scope plot	Figure 10
	Load transient response DCDC1; PWM	Scope plot	Figure 11
	Load transient response DCDC1; PFM	Scope plot	Figure 12
	Load transient response DCDC2; PWM	Scope plot	Figure 13
	Load transient response DCDC2;PFM	Scope plot	Figure 14
	Line transient response DCDC1 (V <sub>O</sub> = 2.1 V)	Scope plot	Figure 15
	Line transient response DCDC2 (V <sub>O</sub> = 1.2 V)	Scope plot	Figure 16
	Load transient response LDO1	Scope plot	Figure 17
	Load transient response LDO4	Scope plot	Figure 18
	Line transient response LDO1	Scope plot	Figure 19









Figure 2. Efficiency DCDC1 (VO = 2.1 V) vs Load Current / PFM Mode

Submit Documentation Feedback


Copyright © 2008–2015, Texas Instruments Incorporated





Copyright © 2008-2015, Texas Instruments Incorporated






Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated





# 7 Parameter Measurement Information

The measurements for the graphs were taken using the EVM in the configuration shown in *Functional Block Diagram*. The inductors used were Coilcraft LPS3010.



# 8 Detailed Description

#### 8.1 Overview

The TPS65055 device includes two synchronous step-down converters. The converters operate with typically 2.25-MHz fixed-frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converters automatically enter power save mode and operate with PFM (pulse frequency modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feedforward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. After the adaptive dead time preventing shoot through current, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off the N-channel rectifier and turning on the P-channel switch.

The two DC-DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current. Therefore smaller input capacitors can be used.

#### 8.1.1 DCDC1 Converter

The converter 1 output voltage is set by the status of the DEFLDO1 and DEFLDO2 pins. The pins can be pulled low, pulled high or left floating to allow 9 different logic states. See the description for the LDOs for further details. With the TPS65055 it is also possible to change the output voltage of converter DCDC1 through the I<sup>2</sup>C compatible interface. The VDCDC1 pin must be directly connected to V<sub>OUT1</sub> and no external resistor network may be connected.

#### 8.1.2 DCDC2 Converter


The VDCDC2 pin must be directly connected to the DCDC2 converter output voltage. The DCDC2 converter output voltage can be selected through the DEFDCDC2 pin or the I<sup>2</sup>C compatible interface.

The DEFDCDC2 pin can either be connected to GND, or to  $V_{CC}$ . The converter 2 defaults to 1 V or 1.2 V depending on the logic level of the DEFDCDC2 pin. If DEFDCDC2 is tied to ground, the default is 1.2 V; if it is tied to  $V_{CC}$ , the default is 1 V.

With the TPS65055, the voltage can also be changed using the I<sup>2</sup>C registers – see *Application and Implementation* for details.



# 8.2 Functional Block Diagram



Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback



# 8.3 Feature Description

#### 8.3.1 Power Save Mode

Power save mode is enabled per default and can be disabled using the I<sup>2</sup>C compatible interface. If the load current decreases, the converters enter power save mode operation automatically. During power save mode the converters operate with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage typically 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

To optimize converter efficiency at light load the average current is monitored, and if in PWM mode the inductor current remains below a certain threshold, then power save mode is entered. The typical threshold can be calculated according to:

Equation 1: Average output current threshold to enter PFM mode

$$I_{PFM\_enter} = \frac{VIN_{DCDC}}{32 \Omega} \tag{1}$$

Equation 2: Average output current threshold to leave PFM mode

$$I_{PSMDCDCleave} = \frac{VIN_{DCDC}}{24 \Omega}$$
 (2)

During power save mode, the output voltage is monitored with a comparator. As the output voltage falls below the skip comparator threshold (skip comp) of  $V_{\text{OUTnominal}}$  +1%, the P-channel switch turns on and the converter effectively delivers a constant current as defined above. If the load is below the delivered current, then the output voltage rises until the same threshold is crossed again, whereupon all switching activity ceases, hence reducing the quiescent current to a minimum until the output voltage has dropped below the threshold again. If the load current is greater than the delivered current, then the output voltage falls until it crosses the skip comparator low (skip comp low) threshold set to 1% below nominal  $V_{\text{out}}$ , whereupon power save mode is exited and the converter returns to PWM mode.

These control methods reduce the quiescent current typically to 12  $\mu$ A per converter and the switching frequency to a minimum achieving the highest converter efficiency. PFM mode operates with very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing capacitor values makes the output ripple tend to zero.

## 8.3.1.1 Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is activated in power save mode operation when the converter runs in PFM mode. It provides more headroom for both, the voltage drop at a load step and the voltage increase at a load throw-off. This improves load transient behavior.

At light loads, in which the converter operates in PFM mode, the output voltage is regulated typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to –1% below the nominal value and enters PWM mode. During a load throw off from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.




Figure 20. Dynamic Voltage Positioning



# Feature Description (continued)

#### 8.3.1.2 Soft Start

The two converters have an internal soft-start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 21.




Figure 21. Soft Start

#### 8.3.1.3 100% Duty Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range, for example. The minimum input voltage to maintain regulation depends on the load current and output voltage and can be calculated as:

$$Vin_{min} = Vout_{max} + Iout_{max} \times (RDSon_{max} + R_L)$$

where

- lout<sub>max</sub> = maximum output current plus inductor ripple current.
- RDSon<sub>max</sub> = maximum P-channel switch RDSon.
- R<sub>I</sub> = DC resistance of the inductor.
- Vout<sub>max</sub> = nominal output voltage plus maximum output voltage tolerance.

With decreasing load current, the device automatically switches into pulse skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically the switching losses are minimized and the device runs with a minimum quiescent current maintaining high efficiency.

In power save mode the converter only operates when the output voltage trips below its nominal output voltage. It ramps up the output voltage with several pulses and goes again into power save mode once the output voltage exceeds the nominal output voltage.

#### 8.3.1.4 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the converters and LDOs. The undervoltage lockout threshold is typically 1.8 V.

# 8.3.2 **Enable**

The DC-DC converters and the LDOs are enabled using external enable pins or enable bits with the I<sup>2</sup>C compatible interface. The signal of the enable pin and the enable bit are logically XORed to generate the enable signal to the converter or LDO. There is one enable pin and one enable bit for each of the LDOs or DCDC converters, which allows start-up of each converter independently. If EN\_DCDC1, EN\_DCDC2, EN\_LDO1, EN\_LDO2, ENLDO3, or EN\_LDO4 are set to high, the corresponding converter starts up with soft start as previously described. The converters and LDOs can also be enabled by setting the enable bits for each of the LDOs or DCDC converters in register REG\_CTRL. See the register description for more details.

Product Folder Links: TPS65055

(3)




# Feature Description (continued)

Disabling the DC-DC converter or LDO forces the device into shutdown with a shutdown quiescent current as defined in Electrical Characteristics. In this mode, the P- and N-Channel MOSFETs are turned off, and the entire internal control circuitry is switched off. For proper operation the enable pins must be terminated and must not be left floating.

#### 8.3.3 Discharge

The TPS65055 contains a comparator that supervises a voltage applied to the threshold pin and drives a opendrain NMOS according to the input level applied at threshold. If the input voltage at the threshold pin is lower than 1 V, the open-drain NMOS at the discharge output is turned on, pulling the pin to GND. This circuitry is functional as soon as the supply voltage at Vcc exceeds the undervoltage lockout threshold. Therefore the TPS65055 has a shutdown current (all DC-DC converters and LDOs are off) of 9 µA to supply bandgap and comparator.



#### 8.3.4 $\overline{RST}$ and $\overline{DPD}$

The TPS65055 contains two open-drain outputs that are controlled by the I<sup>2</sup>C compatible interface. The RST and DPD outputs are low (internal NMOS active) per default, once the undervoltage lockout threshold has been exceeded. The status of these outputs can be changed using the REG CTRL register. See Register Maps for more details.

#### 8.3.5 Short-Circuit Protection

All outputs are short-circuit protected with a maximum output current as defined in *Electrical Characteristics*.

#### 8.3.6 Thermal Shutdown

As soon as the junction temperature, T<sub>J</sub>, exceeds typically 150°C for the DC-DC converters, the device goes into thermal shutdown. In this mode, the P- and N-Channel MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC-DC converters disables both converters simultaneously.

The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore, a LDO which may be used to power an external voltage never heats up the device that high to turn off the DC-DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs turn off simultaneously.

#### 8.3.7 LDO1 to LDO4

The low dropout voltage regulators are designed to operate well with low value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 280 mV at rated output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN LDO1, ENLDO2, EN LDO3, and EN LDO4 pin EXOR with a bit in register REG CTRL (Reg#02h).



# **Feature Description (continued)**

#### 8.3.7.1 Default Voltage Setting for LDOs and DCDC1

In the TPS65055, the output voltage of the LDOs and of DCDC1 is set using two pins, DEFLDO1 and DEFLDO2. These pins can either be connected to a logic low level, a logic high level, or left floating to define a set of output voltages for LDO1 to LDO4 and DCDC1 according to the following table. The status of the DEFLDO pins is latched after an undervoltage lockout event (UVLO) and sets the registers LDO\_CTRL1, LDO\_CTRL2, and DEFDCDC1 accordingly. The output voltage of each LDO and DCDC1 can be changed later by reprogramming these registers. See *Register Maps* for more details.

The TPS65055 default voltage options are adjustable with DEFLDO2 and DEFLDO1 according to the following table:

DEFLDO2	DEFLDO1	VLDO1	VLDO2	VLDO3	VLDO4	DCDC1
		400mA LDO	400mA LDO	200mA LDO	200mA LDO	600mA
0	0	1.2 V	1.8 V	2.8 V	1.3 V	2.1 V
0	float	1.2 V	1.8 V	2.8 V	2.8 V	1.8 V
0	1	1.2 V	1.8 V	2.8 V	1.3 V	1.8 V
float	0	1.2 V	1.8 V	2.8 V	2.8 V	2.1 V
float	float	1.2 V	1.8 V	2.8 V	1.8 V	2.1 V
float	1	1.2 V	1.8 V	2.8 V	2.8 V	1.2 V
1	0	1.2 V	1.8 V	2.8 V	1.0 V	1.9 V
1	float	1.2 V	1.8 V	2.8 V	3.0 V	2.1 V
1	1	1.0 V	1.2 V	1.0 V	1.0 V	1.2 V

Table 2. Voltage Table for LDOs and DCDC1

#### 8.4 Device Functional Modes

The TPS6505x devices are either in the ON or the OFF mode. The OFF mode is entered when the voltage on VCC is below the UVLO threshold, 1.8 V (typically). Once the voltage at VCC has increased above UVLO, the device enters ON mode. In the ON mode, the DCDCs and LDOs are available for use.

#### 8.5 Programming

#### 8.5.1 Interface Specification

#### 8.5.1.1 Serial Interface

The serial interface is compatible with the standard and fast mode  $I^2C$  specifications, allowing transfers at up to 400 kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements and charger status to be monitored. Register contents remain intact as long as  $V_{CC}$  remains above the UVLO threshold. The TPS65055 has a 7bit address: 1001000, other addresses are available upon contact with the factory. Attempting to read data from register addresses not listed in this section result in 00h being read out.

For normal data transfer, DATA is allowed to change only when CLK is low. Changes when CLK is high are reserved for indicating the start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. When addressed, the TPS65055 device generates an acknowledge bit after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. The TPS65055 device must pull down the DATA line during the acknowledge clock pulse so that the DATA line is a stable low during the high period of the acknowledge – related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal the end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave TPS65055 device must leave the data line high to enable the master to generate the stop condition.



# **Programming (continued)**




Figure 23. Bit Transfer on the Serial Interface




Figure 24. Start and Stop Conditions




Figure 25. Serial Interface Write to the TPS65055 Device




Figure 26. Serial Interface Read From TPS65055: Protocol A



# **Programming (continued)**




Figure 27. Serial Interface Read From TPS65055: Protocol B




Figure 28. Serial Interface Timing Diagram

**Table 3. Serial Interface Timing** 

		MIN	MAX	UNIT
f <sub>MAX</sub>	Clock frequency		400	kHz
t <sub>wH(HIGH)</sub>	Clock high time	600		ns
t <sub>wL(LOW)</sub>	Clock low time	1300		ns
t <sub>R</sub>	DATA and CLK rise time		300	ns
t <sub>F</sub>	DATA and CLK fall time		300	ns
t <sub>h(STA)</sub>	Hold time (repeated) start condition (after this period the first clock pulse is generated)	600		ns
t <sub>h(DATA)</sub>	Setup time for repeated start condition	600		ns
t <sub>h(DATA)</sub>	Data input hold time	100		ns
t <sub>su(DATA)</sub>	Data input setup time	100		ns
t <sub>su(STO)</sub>	Stop condition setup time	600		ns
t <sub>(BUF)</sub>	Bus free time	1300		ns



# 8.6 Register Maps

#### Table 4. PGOODZ. Register Address: 01h (read only)

PGOODZ	В7	B6	B5	B4	В3	B2	B1	ВО
Bit name and function	discharge	DVM	PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ LDO1	PGOODZ LDO2	PGOODZ LDO3	PGOODZ LDO4
Set by signal			PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ LDO1	PGOODZ LDO2	PGOODZ LDO3	PGOODZ LDO4
Default value loaded by:			PGOOD VDCDC1	PGOOD VDCDC2	PGOOD LDO1	PGOOD LDO2	PGOOD LDO3	PGOOD LDO4
Read/write	R	R	R	R	R	R	R	R

#### Bit 7 discharge:

- 0 = Indicates that the comparator input voltage is below the 1 V threshold.
- 1 = Indicates that the comparator input voltage is above the 1 V threshold.

#### Bit 6 DVM:

- 0 = Indicates that the voltage of DCDC2 is not changing.
- 1 = Indicates that a voltage change of DCDC2 is ongoing.

#### Bit 5 PGOODZ VDCDC1:

- 0 = Indicates that the VDCDC1 converter output voltage is within its nominal range.
- 1 = Indicates that the VDCDC1 converter output voltage is below its target regulation voltage or is disabled.

#### Bit 4 PGOODZ VDCDC2:

- 0 = Indicates that the VDCDC2 converter output voltage is within its nominal range.
- 1 = Indicates that the VDCDC2 converter output voltage is below its target regulation voltage or is disabled.

#### Bit 3 PGOODZ LDO1:

- 0 = Indicates that the LDO1 output voltage is within its nominal range.
- 1 = Indicates that the LDO1 output voltage is below its target regulation voltage or is disabled.

#### Bit 2 PGOODZ LDO2:

- 0 = Indicates that the LDO2 output voltage is within its nominal range.
- 1 = Indicates that LDO2 output voltage is below its target regulation voltage or is disabled.

# Bit 1 PGOODZ LDO3:

- 0 = Indicates that the LDO3 output voltage is within its nominal range.
- 1 = Indicates that the LDO3 output voltage is below its target regulation voltage or is disabled.

#### Bit 0 PGOODZ LDO4:

- 0 = Indicates that the LDO4 output voltage is within its nominal range.
- 1 = Indicates that the LDO4 output voltage is below its target regulation voltage or is disabled.

Table 5. REG\_CTRL. Register Address: 02h (read/write) Default Value: 00h

REG_CTRL	B7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function	RST	DPD	DCDC1 ENABLE	DCDC2 ENABLE	LDO1 ENABLE	LDO2 ENABLE	LDO3 ENABLE	LDO4 ENABLE
Default	0	0	0	0	0	0	0	0
Set by signal								
Default value loaded by:	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



The REG\_CTRL register can be used to disable and enable all power supplies through the serial interface. The following tables indicate how the enable pins and the REG\_CTRL register are combined.

EN_DCDC1 Pin	REG_CTRL<5>	DCDC1 Converter					
0	0	Disabled					
0	1	Enabled					
1	0	Enabled					
1	1	Disabled					
EN_DCDC2 pin	REG_CTRL<4>	DCDC2					
0	0	Disabled					
0	1	Enabled					
1	0	Enabled					
1	1	Disabled					
EN_LDO1 pin	REG_CTRL<3>	LDO1					
0	0	Disabled					
0	1	Enabled					
1	0	Enabled					
1	1	Disabled					

EN_LDO2 Pin	REG_CTRL<2>	LDO2
0	0	Disabled
0	1	Enabled
1	0	Enabled
1	1	Disabled
EN_LDO3 pin	REG_CTRL<1>	LDO3
0	0	Disabled
0	1	Enabled
1	0	Enabled
1	1	Disabled
EN_LDO4 pin	REG_CTRL<0>	LDO4
0	0	Disabled
0	1	Enabled
1	0	Enabled
1	1	Disabled

# Bit 7 RST:

0 = The internal NMOS is turned on and drives the output to GND.

1 = The internal NMOS is turned off, an external pullup resistor at  $\overline{RST}$  drives the output high.

# Bit 6 DPD:

0 = The internal NMOS is turned on and drives the output to GND.

1 = The internal NMOS is turned off, an external pullup resistor at  $\overline{DPD}$  drives the output high.



Table 6. CON\_CTRL. Register Address: 03h (read/write) Default Value: 00h

CON_CTRL	B7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function					LOW RIPPLE DCDC1	LOW RIPPLE DCDC2	FPWM DCDC1	FPWM DCDC2
Default	0	0	0	0	0	0	0	1
Default value loaded by:					UVLO	UVLO	UVLO	UVLO
Read/write	R	R	R	R	R/W	R/W	R/W	R/W

The CON\_CTRL register is used to force any or all of the converters into forced PWM operation, when low output voltage ripple is vital.

## Bit 3 LOW RIPPLE DCDC1:

0 = PFM mode operation optimized for high efficiency for DCDC1.

1 = PFM mode operation optimized for low output voltage ripple for DCDC1.

#### Bit 2 LOW RIPPLE DCDC2:

0 = PFM mode operation optimized for high efficiency for DCDC2.

1 = PFM mode operation optimized for low output voltage ripple for DCDC2.

#### Bit 1 FPWM DCDC1:

0 = DCDC1 converter operates in PWM / PFM mode.

1 = DCDC1 converter is forced into fixed frequency PWM mode.

#### Bit 0 FPWM DCDC2:

0 = DCDC2 converter operates in PWM / PFM mode.

1 = DCDC2 converter is forced into fixed frequency PWM mode.

Table 7. CON\_CTRL2. Register Address: 04h (read/write) Default Value: 0Fh

CON_CTRL2	В7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function	GO		DCDC1 discharge	DCDC2 discharge	LDO1 discharge	LDO2 discharge	LDO3 discharge	LDO4 discharge
Default	0	0	0	0	1	1	1	1
Default value loaded by:	UVLO + DONE*		UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/write	R	R	R/W	R/W	R/W	R/W	R/W	R/W

The CON\_CTRL2 register can be used to take control of the inductive converters.

#### Bit 7 GO:

0 = No change in the output voltage for the DCDC2 converter.

1 = A voltage change for the DCDC2 converter is ongoing. The voltage is changed to the value written into the DEFDCDC2\_HIGH or DEFDCDC2\_LOW register with the slew rate defined in DEFSLEW. This bit is automatically set and cleared internally. The transition is considered complete in this case when the desired output voltage code has been reached, not when the VDCDC2 output voltage is actually in regulation at the desired voltage. The GO bit is also high when a voltage change is ongoing caused by changing the logic level of the DEFDCDC2 pin.

Bit 5–0 0 = The output capacitor of the associated converter or LDO is not actively discharged when the converter or LDO is disabled.

1 = The output capacitor of the associated converter or LDO is actively discharged when the converter or LDO is disabled. This decreases the fall time of the output voltage at light load.



# Table 8. DEFDCDC2\_LOW. Register Address: 05h (read/write) Default Value: 10h

DEFDCDC2_LOW	В7	В6	B5	B4	В3	B2	B1	во
Bit name and function			DCDC2[5]	DCDC2[4]	DCDC2[3]	DCDC2[2]	DCDC2[1]	DCDC2[0]
Default	0	0	0	1	0	0	0	0
Default value loaded by:			UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/write	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Table 9. DEFDCDC2\_HIGH. Register Address: 06h (read/write) Default Value: 08h

DEFDCDC2_HIGH	В7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function			DCDC2[5]	DCDC2[4]	DCDC2[3]	DCDC2[2]	DCDC2[1]	DCDC2[0]
Default	0	0	0	0	1	0	0	0
Default value loaded by:			UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/write	R	R	R/W	R/W	R/W	R/W	R/W	R/W

The output voltage for DCDC2 is switched between the value defined in DEFDCDC2\_LOW and DEFDCDC2\_HIGH depending on the status of the DEFDCDC2 pin. IF DEFDCDC2 is low, the value in DEFDCDC2\_LOW is selected, if DEFDCDC2 = high, the value in DEFDCDC2\_HIGH is selected.



# Table 10. Voltage Table for DCDC2

	OUTPUT VOLTAGE [V]	B5	В4	В3	B2	B1	В0
0	0.800	0	0	0	0	0	0
1	0.825	0	0	0	0	0	1
2	0.850	0	0	0	0	1	0
3	0.875	0	0	0	0	1	1
4	0.900	0	0	0	1	0	0
5	0.925	0	0	0	1	0	1
6	0.950	0	0	0	1	1	0
7	0.975	0	0	0	1	1	1
8	1.000	0	0	1	0	0	0
9	1.025	0	0	1	0	0	1
10	1.050	0	0	1	0	1	0
11	1.075	0	0	1	0	1	1
12	1.100	0	0	1	1	0	0
13	1.125	0	0	1	1	0	1
14	1.150	0	0	1	1	1	0
15	1.175	0	0	1	1	1	1
16	1.200	0	1	0	0	0	0
17	1.225	0	1	0	0	0	1
18	1.250	0	1	0	0	1	0
19	1.275	0	1	0	0	1	1
20	1.300	0	1	0	1	0	0
21	1.325	0	1	0	1	0	1
22	1.350	0	1	0	1	1	0
23	1.375	0	1	0	1	1	1
24	1.400	0	1	1	0	0	0
25	1.425	0	1	1	0	0	1
26	1.450	0	1	1	0	1	0
27	1.475	0	1	1	0	1	1
28	1.500	0	1	1	1	0	0
29	1.525	0	1	1	1	0	1
30	1.550	0	1	1	1	1	0
31	1.575	0	1	1	1	1	1

Submit Documentation Feedback



**Table 11. Voltage Table for DCDC2** 

	OUTPUT VOLTAGE [V]	B5	B4	В3	B2	B1	В0	
0	1.600	1	0	0	0	0	0	
1	1.650	1	0	0	0	0	1	
2	1.700	1	0	0	0	1	0	
3	1.750	1	0	0	0	1	1	
4	1.800	1	0	0	1	0	0	
5	1.850	1	0	0	1	0	1	
6	1.900	1	0	0	1	1	0	
7	1.950	1	0	0	1	1	1	
8	2.000	1	0	1	0	0	0	
9	2.050	1	0	1	0	0	1	
10	2.100	1	0	1	0	1	0	
11	2.150	1	0	1	0	1	1	
12	2.200	1	0	1	1	0	0	
13	2.250	1	0	1	1	0	1	
14	2.300	1	0	1	1	1	0	
15	2.350	1	0	1	1	1	1	
16	2.400	1	1	0	0	0	0	
17	2.450	1	1	0	0	0	1	
18	2.500	1	1	0	0	1	0	
19	2.550	1	1	0	0	1	1	
20	2.600	1	1	0	1	0	0	
21	2.650	1	1	0	1	0	1	
22	2.700	1	1	0	1	1	0	
23	2.750	1	1	0	1	1	1	
24	2.800	1	1	1	0	0	0	
25	2.850	1	1	1	0	0	1	
26	2.900	1	1	1	0	1	0	
27	2.950	1	1	1	0	1	1	
28	3.000	1	1	1	1	0	0	
29	3.100	1	1	1	1	0	1	
30	3.200	1	1	1	1	1	0	
31	3.300	1	1	1	1	1	1	

Table 12. DEFSLEW. Register Address: 07h (read/write) Default Value: 06h

DEFSLEW	B7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function						SLEW2	SLEW1	SLEW0
Default	0	0	0	0	0	1	1	0
Default value loaded by:						UVLO	UVLO	UVLO
Read/write	R	R	R	R	R	R/W	R/W	R/W



SLEW2	SLEW1	SLEW0	VDCDC3 SLEW RATE
0	0	0	0.11 mV/µs
0	0	1	0.22 mV/µs
0	1	0	0.45 mV/µs
0	1	1	0.9 mV/μs
1	0	0	1.8 mV/μs
1	0	1	3.6 mV/µs
1	1	0	7.2 mV/µs
1	1	1	Immediate

Table 13. LDO\_CTRL1. Register Address: 08h (r/w) Default Value: Set With DEFLDO1, DEFLDO2

LDO_CTRL	B7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function		LDO2[2]	LDO2[1]	LDO2[0]		LDO1[2]	LDO1[1]	LDO1[0]
Default	0	DEFLDO pins	DEFLDO pins	DEFLDO pins	0	DEFLDO pins	DEFLDO pins	DEFLDO pins
Default value loaded by:		UVLO	UVLO	UVLO		UVLO	UVLO	UVLO
Read/write	R	R/W	R/W	R/W	R	R/W	R/W	R/W

The LDO\_CTRLx registers can be used to set the output voltages of LDO1 to LDO4. The default value is loaded at power-up depending on the status of the DEFLDO pins. See Default Voltage Setting for LDOs and DCDC1 for details. The status of the DEFLDO pins is latched after the undervoltage lockout threshold is exceeded, so the voltage can be changed by reprogramming the register content.

LDO2[2]	LDO2[1]	LDO2[0]	LDO2 OUTPUT VOLTAGE
0	0	0	1.2 V
0	0	1	1.3 V
0	1	0	1.8 V
0	1	1	2.6 V
1	0	0	2.7 V
1	0	1	2.8 V
1	1	0	2.9 V
1	1	1	3 V

LDO1[2]	LDO1[1]	LDO1[0]	LDO1 OUTPUT VOLTAGE
0	0	0	0.8 V
0	0	1	1 V
0	1	0	1.2 V
0	1	1	1.5 V
1	0	0	1.8 V
1	0	1	2.1 V
1	1	0	2.5 V
1	1	1	2.8 V

Product Folder Links: TPS65055

Copyright © 2008–2015, Texas Instruments Incorporated



Table 14. LDO\_CTRL2. Register Address: 09h (r/w) Default Value: Set With DEFLDO1, DEFLDO2

LDO_CTRL	В7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function		LDO4[2]	LDO4[1]	LDO4[0]		LDO3[2 ]	LDO3[1	LDO3[0]
Default	0	DEFLDO pins	DEFLD O pins	DEFLDO pins	0	DEFLD O pins	DEFLD O pins	DEFLD O pins
Default value loaded by:		UVLO	UVLO	UVLO		UVLO	UVLO	UVLO
Read/write	R	R/W	R/W	R/W	R	R/W	R/W	R/W

The default value is loaded at power-up depending on the status of the DEFLDO pins. See *Default Voltage Setting for LDOs and DCDC1* for details. The status of the DEFLDO pins is latched after the undervoltage lockout threshold is exceeded, so the voltage can be changed by reprogramming the register content.

LDO4[2]	LDO4[1]	LDO4[0]	LDO4 OUTPUT VOLTAGE
0	0	0	1 V
0	0	1	1.2 V
0	1	0	1.3 V
0	1	1	1.8 V
1	0	0	2.6 V
1	0	1	2.7 V
1	1	0	2.8 V
1	1	1	3 V

LDO3[2]	LDO3[1]	LDO3[0]	LDO3 OUTPUT VOLTAGE
0	0	0	0.8 V
0	0	1	1 V
0	1	0	1.2 V
0	1	1	1.5 V
1	0	0	1.8 V
1	0	1	2.1 V
1	1	0	2.5 V
1	1	1	2.8 V

Table 15. DEFDCDC1. Register Address: 0Ah (r/w) Default Value: Set With DEFLDO1, DEFLDO2

DEFDCDC1	В7	В6	B5	B4	В3	B2	B1	ВО
Bit name and function			DCDC1[5]	DCDC1[4]	DCDC1[3]	DCDC1[2]	DCDC1[1]	DCDC1[0]
Default	0	0	DEFLDO pins	DEFLDO pins	DEFLDO pins	DEFLDO pins	DEFLDO pins	DEFLDO pins
Default value loaded by:		UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/write	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Per default the DCDC1 converter is internally adjustable and the default output voltage for DCDC1 (bits B0 to B5) depends on the status of the DEFLDO pins – see *Default Voltage Setting for LDOs and DCDC1*. The status of the DEFLDO pins is latched after the undervoltage lockout threshold is exceeded, so the voltage can be changed by reprogramming the register content.

DCDC1 voltage is listed in Table 16.



# Table 16. Voltage Table for DCDC1

	10.0 10. Vollage 10.0 10. 2020 1								
	OUTPUT VOLTAGE [V]	B5	В4	В3	B2	B1	В0		
0	0.800	0	0	0	0	0	0		
1	0.825	0	0	0	0	0	1		
2	0.850	0	0	0	0	1	0		
3	0.875	0	0	0	0	1	1		
4	0.900	0	0	0	1	0	0		
5	0.925	0	0	0	1	0	1		
6	0.950	0	0	0	1	1	0		
7	0.975	0	0	0	1	1	1		
8	1.000	0	0	1	0	0	0		
9	1.025	0	0	1	0	0	1		
10	1.050	0	0	1	0	1	0		
11	1.075	0	0	1	0	1	1		
12	1.100	0	0	1	1	0	0		
13	1.125	0	0	1	1	0	1		
14	1.150	0	0	1	1	1	0		
15	1.175	0	0	1	1	1	1		
16	1.200	0	1	0	0	0	0		
17	1.225	0	1	0	0	0	1		
18	1.250	0	1	0	0	1	0		
19	1.275	0	1	0	0	1	1		
20	1.300	0	1	0	1	0	0		
21	1.325	0	1	0	1	0	1		
22	1.350	0	1	0	1	1	0		
23	1.375	0	1	0	1	1	1		
24	1.400	0	1	1	0	0	0		
25	1.425	0	1	1	0	0	1		
26	1.450	0	1	1	0	1	0		
27	1.475	0	1	1	0	1	1		
28	1.500	0	1	1	1	0	0		
29	1.525	0	1	1	1	0	1		
30	1.550	0	1	1	1	1	0		
31	1.575	0	1	1	1	1	1		

Submit Documentation Feedback



Table 17. Voltage Table for DCDC1

Table 17. Voltage Table for DCDC1								
	OUTPUT VOLTAGE [V]	B5	B4	В3	B2	B1	В0	
0	1.600	1	0	0	0	0	0	
1	1.650	1	0	0	0	0	1	
2	1.700	1	0	0	0	1	0	
3	1.750	1	0	0	0	1	1	
4	1.800	1	0	0	1	0	0	
5	1.850	1	0	0	1	0	1	
6	1.900	1	0	0	1	1	0	
7	1.950	1	0	0	1	1	1	
8	2.000	1	0	1	0	0	0	
9	2.050	1	0	1	0	0	1	
10	2.100	1	0	1	0	1	0	
11	2.150	1	0	1	0	1	1	
12	2.200	1	0	1	1	0	0	
13	2.250	1	0	1	1	0	1	
14	2.300	1	0	1	1	1	0	
15	2.350	1	0	1	1	1	1	
16	2.400	1	1	0	0	0	0	
17	2.450	1	1	0	0	0	1	
18	2.500	1	1	0	0	1	0	
19	2.550	1	1	0	0	1	1	
20	2.600	1	1	0	1	0	0	
21	2.650	1	1	0	1	0	1	
22	2.700	1	1	0	1	1	0	
23	2.750	1	1	0	1	1	1	
24	2.800	1	1	1	0	0	0	
25	2.850	1	1	1	0	0	1	
26	2.900	1	1	1	0	1	0	
27	2.950	1	1	1	0	1	1	
28	3.000	1	1	1	1	0	0	
29	3.100	1	1	1	1	0	1	
30	3.200	1	1	1	1	1	0	
31	3.300	1	1	1	1	1	1	

# Table 18. VERSION. Register Address: 0Bh (r)

VERSION	B7	В6	B5	B4	В3	B2	B1	ВО
Default	0	0	0	0	0	0	0	0
Read/write	R	R	R	R	R	R	R	R



# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

This device integrates two step-down converters and four LDOs, which can be used to power the voltage rails needed by a processor or any other application. The PMIC can be controlled through the ENABLE and MODE pins or sequenced from the VIN using RC delay circuits. In addition to these control pins the device can be controlled by software through I<sup>2</sup>C interface. Thus, the TPS65055 is very flexible and compatible with many application systems. There is a logic output, RESET, provide the application processor or load a logic signal indicating power good or reset.



# 9.2 Typical Application




Figure 29. Typical Application Schematic

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback



# **Typical Application (continued)**

#### 9.2.1 Design Requirements

The TPS6505x devices have only a few design requirements. Use the following parameters for the design examples:

- 1-µF bypass capacitor on VCC, located as close as possible to the VCC pin to ground.
- VCC and VINDCDC1/2 must be connected to the same voltage supply with minimal voltage difference.
- Input capacitors must be present on the VINDCDC1/2, VIN\_LDO1, VINLDO2, and VIN\_LDO3/4 supplies if used.
- Output inductor and capacitors must be used on the outputs of the DC-DC converters if used.
- Output capacitors must be used on the outputs of the LDOs if used.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Output Voltage Setting

#### 9.2.2.1.1 Converter 1 (DCDC1)

The output voltage of converter 1 is set by the status of the DEFLDO pins and the  $I^2C$  compatible interface. See Table 2 for output voltage options.

#### 9.2.2.1.2 Converter 2 (DCDC2)

The output voltage of converter 2 is selected with the DEFDCDC2 pin.

**Table 19. Default Fixed Output Voltages** 

CONVERTER 2	DEFDCDC2 = LOW	DEFDCDC2 = HIGH
TPS65055	1.2 V	1 V

#### 9.2.2.2 Output Filter Design (Inductor and Output Capacitor)

#### 9.2.2.2.1 Inductor Selection

The two converters operate typically with 2.2  $\mu$ H output inductors. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductance influences directly the efficiency of the converter. Therefore an inductor with the lowest DC resistance should be selected for highest efficiency. Due to the internal control scheme used, the inductor should have a minimum value of 3.3  $\mu$ H for an output voltage of 3 V or higher.

Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is recommended because during heavy load transient the inductor current rises above the calculated value.

Formula 1: 
$$\Delta I_L = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
 (3)  $I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2}$ 

where

- f = Switching frequency (2.25 MHz typical)
- L = Inductor value
- $\Delta I_L$  = Peak-to-peak inductor ripple current
- I<sub>Lmax</sub> = Maximum inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

Product Folder Links: TPS65055

(4)



A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and has an impact on the efficiency especially at high switching frequencies.

Refer to Table 20 and the typical applications for possible inductors.

Table 20. Tested Inductors

INDUCTOR TYPE	INDUCTOR VALUE	SUPPLIER
LPS3010	2.2 μH	Coilcraft
VLF3010	2.2 μH	TDK
LPS4012	2.2 μH	Coilcraft
VLF4012	2.2 µH	TDK

#### 9.2.2.2.2 Output Capacitor Selection

The advanced fast response voltage mode control scheme of the two converters allows the use of small ceramic capacitors with a typical value of 22  $\mu$ F, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in the lowest output voltage ripple and are therefore recommended. Refer to Table 21 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. For completeness, the RMS ripple current is calculated as:

$$I_{RMSCout} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
 (5)

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta Vout = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR\right)$$
(6)

Where the highest output voltage ripple occurs at the highest input voltage, Vin.

At light load currents the converters operate in power save mode, and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

#### 9.2.2.2.3 Input Capacitor Selection


Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing interference with other circuits caused by high input voltage spikes. The converters require a ceramic input capacitor of 10  $\mu$ F. The input capacitor can be increased without limit for better input voltage filtering.

Table 21. Possible Capacitors

CAPACITOR VALUE	SIZE	SUPPLIER	TYPE
22 μF	0805	TDK C2012X5R0J226MT	Ceramic
22 μF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μF	0805	TDK C2012X5R0J106M	Ceramic
10 μF	0603	Taiyo Yuden JMK107BJ106MA	Ceramic



## 9.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



# 10 Power Supply Recommendations

Any supply from 2.5 V to 6 V will work as long as the power supply can supply enough current at the VIN voltage that the application demands.

# 11 Layout

# 11.1 Layout Guidelines

- The input capacitors for the DC-DC converters should be placed as close as possible to the VINDCDC1/2 pin and the PGND1 and PGND2 pins.
- The inductor of the output filter should be placed as close as possible to the device to provide the shortest switch node possible, reducing the noise emitted into the system and increasing the efficiency.
- Sense the feedback voltage from the output at the output capacitors to ensure the best DC accuracy.
   Feedback should be routed away from noisy sources such as the inductor. If possible route on the opposing side as the switch node and inductor and place a GND plane between the feedback and the noisy sources or keepout underneath them entirely.
- Place the output capacitors as close as possible to the inductor to reduce the feedback loop as much as possible. This will ensure best regulation at the feedback point.
- Place the device as close as possible to the most demanding or sensitive load. The output capacitors should be placed close to the input of the load. This will ensure the best AC performance possible.
- The input and output capacitors for the LDOs should be placed close to the device for best regulation performance.
- TI recommends using a common ground plane for the layout of this device. The AGND can be separated
  from the PGND but, a large low parasitic PGND is required to connect the PGNDx pins to the CIN and
  external PGND connections. If the AGND and PGND planes are separated, have one connection point to
  reference the grounds together. Place this connection point close to the IC.

# TEXAS INSTRUMENTS

# 11.2 Layout Example




Figure 34. Layout Example From EVM for TPS6505x

Submit Documentation Feedback



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

OMAP, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

15-May-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65055RSMR	ACTIVE	VQFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65055	Samples
TPS65055RSMT	ACTIVE	VQFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65055	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

15-May-2015

n no event shall TI's liabili	ty arising out of such information	n exceed the total purchase	price of the TI part(	<li>s) at issue in this document sold b</li>	y TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-May-2015


# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65055RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65055RSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 15-May-2015




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65055RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
TPS65055RSMT	VQFN	RSM	32	250	210.0	185.0	35.0

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated