



## 800-mA, 6-MHz High-Efficiency Step-Down Converter With I<sup>2</sup>C™ Compatible Interface in Chip-Scale Packaging

Check for Samples: TPS62650-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 2: -40°C to +105°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- 86% Efficiency at 6-MHz Operation
- 38-µA Quiescent Current
- Wide V<sub>IN</sub> Range From 2.3 V to 5.5 V
- 6-MHz Regulated Frequency Operation
- Best-in-Class Load and Line Transient
- ±2% PWM DC Voltage Accuracy
- Automatic PFM/PWM Mode Switching
- Low-Ripple Light-Load PFM
- I<sup>2</sup>C Compatible Interface up to 3.4 Mbps
- Pin-Selectable Output Voltage (VSEL)
- Internal Soft-Start, <150-µs Start-Up Time</li>
- Current Overload and Thermal Shutdown Protection
- Three Surface-Mount External Components Required (One MLCC Inductor, Two Ceramic Capacitors)
- Complete Sub 1-mm Component Profile




Figure 1. Typical Application

#### Solution

- Total Solution Size <13 mm<sup>2</sup>
- Available in a 9-Pin NanoFree<sup>™</sup> (CSP) Package

#### **APPLICATIONS**

- SmartReflex<sup>™</sup> Compliant Power Supply
- OMAP™ Application Processor Core Supply
- · Cell Phones, Smart-Phones
- Micro DC-DC Converter Modules DESCRIPTION

The TPS62650-Q1 device is a high-frequency synchronous step-down dc-dc converter optimized for battery-powered portable applications. Intended for low-power applications, the TPS62650-Q1 supports up to 800-mA load current and allows the use of small, low-cost inductors and capacitors.

The device is ideal for mobile phones and similar portable applications powered by a single-cell Li-lon battery. With an output voltage range adjustable via an I<sup>2</sup>C interface down to 0.75 V, the device supports low-voltage core power supplies for DSPs and processors in smart-phones and handheld computers.

The TPS62650-Q1 operates at a regulated 6-MHz switching frequency and enters the efficiency-optimized power-save mode operation at light load currents to maintain high efficiency over the entire load current range. In the shutdown mode, the current consumption is reduced to less than  $3.5~\mu A$ .




Figure 2. Efficiency vs Load Control

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree, SmartReflex, OMAP are trademarks of Texas Instruments.

I<sup>2</sup>C is a trademark of Philips Semiconductors.



The serial interface is compatible with Standard, Fast/Fast Plus and High-Speed mode I<sup>2</sup>C specification allowing transfers at up to 3.4 Mbps. This communication interface is used for dynamic voltage scaling with voltage steps down to 12.5 mV for setting the output voltage or reprogramming the mode of operation (PFM/PWM or Forced PWM), for instance.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

PART NUMBER	OUTPUT VOLTAGE RANGE	DEF/ OUTPUT	AULT VOLTAGE	I <sup>2</sup> C ADDR	ESS BITS	PACKAGE	ORDERING	PACKAGE MARKING
NUMBER	RANGE	VSEL0	VSEL1	A2	A1			(CC)
TPS62650- Q1 <sup>(1)</sup>	0.75 V to 1.4375 V	1.05 V	1.2 V	0	1	YFF-9	TPS62650TYFFRQ1	Q1

- (1) The following registers bits are set by internal hardware logic and not user programmable through I2C:
  - (a) VSEL0[7] = 1
  - (b) VSEL1[7] = 1
  - (c) CONTROL1[3:2] = 00

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE		UNIT
		MIN	MAX	UNII
	at VIN, SW <sup>(2)</sup>	-0.3	7	V
Input Voltage	at FB (2)	-0.3	3.6	V
	at EN, VSEL, SCL, SDA (2)	-0.3	V <sub>I</sub> + 0.3	V
Power dissipation		Internall	y limited	
Operating ambient	temperature, T <sub>A</sub> <sup>(3)</sup>	-40	105	°C
Maximum operating	j junction Temperature, T <sub>J</sub>		150	°C
Storage temperatu	re range, T <sub>stg</sub>	-65	150	°C
ESD rating <sup>(4)</sup>	Human-body model (HBM) AEC-Q100 Classification Level H2		2	kV
	Charged-device model (CDM) AEC-Q100 Classification Level C3B		750	V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A(max)}$ ) is dependent on the maximum operating junction temperature ( $T_{J(max)}$ ), the maximum power dissipation of the device in the application ( $P_{D(max)}$ ), and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max)} (\theta_{JA} \times P_{D(max)})$ . To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.
- (4) The human body model is a 100-pF capacitor discharged through a 1.5-k $\Omega$  resistor into each pin.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



#### THERMAL INFORMATION

		TPS62650-Q1		
	THERMAL METRIC <sup>(1)</sup>	YFF	UNITS	
		9 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	107.0		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	0.9		
$\theta_{JB}$	Junction-to-board thermal resistance	18.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	4.0	C/VV	
ΨЈВ	Junction-to-board characterization parameter	18.0		
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### **ELECTRICAL CHARACTERISTICS**

Minimum and maximum values are at  $V_1$  = 2.3V to 5.5V,  $V_O$  = 1.2 V, EN = 1.8V, EN\_DCDC bit = 1, AUTO mode and  $T_A$  = -40°C to 105°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_1$  = 3.6V,  $V_O$  = 1.2 V, EN = 1.8V, EN\_DCDC bit = 1, AUTO mode and  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SUPPLY CURRENT								
VI	Input voltage range		2.3		5.5	V		
	On another main and anomala	$V_I = 3.6 \text{ V}, I_O = 0 \text{ mA}, -40^{\circ}\text{C} \le T_A \le 105^{\circ}\text{C}$ . Device not switching		38	80	μA		
IQ	Operating quiescent current	$V_I = 3.6 \text{ V}, I_O = 0 \text{ mA}. \text{ PWM mode}$		5.35		mA		
	Chutdau au marat	$V_1 = 3.6 \text{ V}, \text{ EN} = \text{GND}, \text{ EN\_DCDC bit} = X, -40^{\circ}\text{C} \le T_A \le 105^{\circ}\text{C}$		0.5	10	μA		
I <sub>(SD)</sub>	Shutdown current	$V_1 = 3.6 \text{ V}, \text{ EN} = V_1, \text{ EN_DCDC bit} = 0, -40^{\circ}\text{C} \le T_A \le 105^{\circ}\text{C}$		0.5	10	μA		
UVLO	Undervoltage lockout threshold	Falling		2.05	2.15	V		
ENABL	E, VSEL, SDA, SCL							
V <sub>IH</sub>	High-level input voltage		0.9			V		
V <sub>IL</sub>	Low-level input voltage				0.4	V		
l <sub>lkg</sub>	Input leakage current	Input tied to GND or V <sub>I</sub> , -40°C ≤ T <sub>A</sub> ≤ 105°C		0.01	0.7	μA		
POWER	RSWITCH							
_	P-channel MOSFET on resistance	V <sub>I</sub> = V <sub>(GS)</sub> = 3.6 V		255		0		
r <sub>DS(on)</sub>		$V_{I} = V_{(GS)} = 2.5 \text{ V}$		335		mΩ		
l <sub>lkg</sub>	P-channel leakage current, PMOS	$V_{(DS)} = 5.5 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$			1	μΑ		
	N. I. IMOOFFT	V <sub>I</sub> = V <sub>(GS)</sub> = 3.6 V		140		mΩ		
r <sub>DS(on)</sub>	N-channel MOSFET on resistance	$V_{I} = V_{(GS)} = 2.5 \text{ V}$		200		11122		
l <sub>lkg</sub>	N-channel leakage current, NMOS	V <sub>(DS)</sub> = 5.5 V, -40°C ≤ T <sub>A</sub> ≤ 105°C			1	μA		
r <sub>DIS</sub>	Discharge resistor for power-down sequence			15	50	Ω		
	P-MOS current limit	2.3 V ≤ V <sub>I</sub> ≤ 4.8 V. Open loop	1200	1500	1850	mA		
	Input current limit under short-circuit conditions	V <sub>O</sub> = 0 V		11		mA		
	Thermal shutdown			140		°C		
	Thermal shutdown hysteresis			15		°C		
OSCILL	ATOR							
4	Ossillator fraguency	I <sub>O</sub> = 0 mA. PWM mode, T <sub>A</sub> = 25°C	5.4	6	6.6	MHz		
f <sub>SW</sub>	Oscillator frequency	$I_O = 0$ mA. PWM mode, $-40^{\circ}$ C $\leq T_A \leq 105^{\circ}$ C	5.2	6	6.8	IVI□Z		

Copyright © 2012–2013, Texas Instruments Incorporated



#### **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum values are at  $V_1$  = 2.3V to 5.5V,  $V_0$  = 1.2 V, EN = 1.8V, EN\_DCDC bit = 1, AUTO mode and  $T_A$  = -40°C to 105°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_1$  = 3.6V,  $V_0$  = 1.2 V, EN = 1.8V, EN\_DCDC bit = 1, AUTO mode and  $T_A$  = 25°C (unless otherwise noted).

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	Т						
			2.3 V $\leq$ V <sub>1</sub> $\leq$ 5.5 V, 0 mA $\leq$ I <sub>O(DC)</sub> $\leq$ 800 mA V <sub>0</sub> = 0.75 V, 1.05 V, 1.20 V, 1.4375 V (TPS62650-Q1) PWM operation	-4%		4%	
	Regulated DC output voltage accuracy	TDOORGE	$\begin{array}{l} T_{A} \!\!\!\! = 85^{\circ}\text{C} \\ 2.3 \; \text{V} \!\!\! \leq V_{I} \!\!\! \leq 5.5 \; \text{V}, 0 \; \text{mA} \!\!\! \leq I_{O(DC)} \!\!\! \leq \! 800 \; \text{mA} \\ V_{O} \!\!\!\! = 0.75 \; \text{V}, 1.05 \; \text{V}, 1.20 \; \text{V}, 1.4375 \; \text{V} \; (\text{TPS62650-Q1}) \\ \text{PWM operation} \end{array}$	-2%		2%	
V <sub>O</sub>		TPS62650- Q1/1	$2.3 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}, 0 \text{ mA} \le \text{I}_{\text{O(DC)}} \le 800 \text{ mA}$ $\text{V}_0 = 0.75 \text{ V}, 1.05 \text{ V}, 1.20 \text{ V}, 1.4375 \text{ V} \text{ (TPS62650-Q1)}$ PFM/PWM Operation	-4%		4%	
	Regulated DC output voltage temperature drift		$V_1 = 3.6 \text{ V}, V_O = 1.20 \text{ V}, I_{O(DC)} = 50 \text{ mA} -40^{\circ}\text{C} \le T_A \le 105^{\circ}\text{C}$ . PWM operation	-0.5%		+0.5%	
	Line regulation		$V_1 = V_O + 0.5 \text{ V (min 2.3 V) to 5.5 V, } I_{O(DC)} = 200 \text{ mA}$		0.13		%/V
	Load regulation		I <sub>O(DC)</sub> = 0 mA to 800 mA	-0	.00046		%/mA
	Feedback input resistance				480		kΩ
A) /			$V_{\rm O}$ = 1.05 V, VSEL = GND, $I_{\rm O(DC)}$ = 1 mA PFM operation		16		$mV_{PP}$
ΔV <sub>O</sub>	Power-save mode ripple v	oitage	$V_{\rm O}$ = 1.20 V, VSEL = V <sub>I</sub> , $I_{\rm O(DC)}$ = 1 mA PFM operation		16		$mV_{PP}$
DAC				·			
	Resolution	TPS62650- Q1		6			Bits
	Differential nonlinearity		Specified monotonic by design			±0.4	LSB
TIMING							
	Setup Time Between Rising EN and Start of I <sup>2</sup> C Stream	TPS62650- Q1/1		50			μs
Vo	Output voltage settling time	TPS62650- Q1/1	From min to max output voltage, $I_{O(DC)} = 500 \text{ mA}$ , VSEL = V <sub>I</sub> , PWM operation		12		μs
	Start-up time	TPS62650-	Time from active EN to $V_{\rm O}$ $V_{\rm O}$ = 1.2 V, $I_{\rm O}$ = 0 mA, PWM operation		125		He
	otart-up time	Q1/1	Time from active EN to $V_O$ $V_O = 1.05$ V, $I_O = 0$ mA, PFM operation		120		μs

#### I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode		100	kHz
		Fast mode		400	kHz
		Fast mode plus		1	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (write operation), $C_B - 100 \text{ pF max}$		3.4	MHz
		High-speed mode (read operation), $C_B - 100 \ pF \ max$		3.4	MHz
		High-speed mode (write operation), $C_B - 400 \text{ pF max}$		1.7	MHz
		High-speed mode (read operation), C <sub>B</sub> – 400 pF max		1.7	MHz
	Bus Free Time Between a STOP and START Condition	Standard mode	4.7		μs
t <sub>BUF</sub>		Fast mode	1.3		μs
		Fast mode plus	0.5		μs
		Standard mode	4		μs
t <sub>HD</sub> , t <sub>STA</sub>	Hold Time (Repeated) START	Fast mode	600		ns
	Condition	Fast mode plus	260		ns
		High-speed mode	160		ns

Product Folder Links: TPS62650-Q1

(1) Specified by design. Not tested in production.



#### I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode	4.7		μs
		Fast mode	1.3		μs
_OW	LOW Period of the SCL Clock	Fast mode plus	0.5		μs
		High-speed mode, C <sub>B</sub> – 100 pF max	160		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	320		ns
		Standard mode	4		μs
		Fast mode	600		ns
HIGH	HIGH Period of the SCL Clock	Fast mode plus	260		ns
		High-speed mode, C <sub>B</sub> – 100 pF max	60		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	120		ns
		Standard mode	4.7		μs
	Setup Time for a Repeated START	Fast mode	600		ns
SU, <b>t</b> STA	Condition	Fast mode plus	260		ns
		High-speed mode	160		ns
		Standard mode	250		ns
	Data Catura Tima	Fast mode	100		ns
SU, <sup>t</sup> DAT	Data Setup Time	Fast mode plus	50		ns
		High-speed mode	10		ns
t <sub>HD</sub> , t <sub>DAT</sub>		Standard mode	0	3.45	μs
		Fast mode	0	0.9	μs
	Data Hold Time	Fast mode plus	0		μs
		High-speed mode, C <sub>B</sub> – 100 pF max	0	70	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	0	150	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
RCL	Rise Time of SCL Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
	Rise Time of SCL Signal After a	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
RCL1	Repeated START Condition and After	Fast mode plus		120	ns
	an Acknowledge BIT	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
CL	Fall Time of SCL Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
.DA	Rise Time of SDA Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns



#### I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>FDA</sub>	Fall Time of SDA Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	300 300 120 0 80 0 160 4 0 400 400 550	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20		ns
		Standard mode	4		μs
	Catura Time of STOR Condition	Fast mode	600		ns
ISU, ISTO	Setup Time of STOP Condition	Fast mode plus	260		ns
		High-Speed mode	160	ns ns	ns
		Standard mode		400	pF
0	Conscitive Load for CDA and CCI	Fast mode		400	pF
C <sub>B</sub>	Capacitive Load for SDA and SCL	Fast mode plus		550	pF
		High-Speed mode		400	pF



#### I<sup>2</sup>C TIMING DIAGRAMS





Figure 3. Serial Interface Timing Diagram for Standard-, Fast-, Fast-Mode Plus




Note A: First rising edge of the SCLH signal after Sr and after each acknowledge bit.

Figure 4. Serial Interface Timing Diagram for HS-Mode




#### **PIN ASSIGNMENTS**



#### **TERMINAL FUNCTIONS**

TER	TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
VIN	A2	I	This is the input voltage pin of the device. Connect directly to the input bypass capacitor.
EN	В3	I	This is the enable pin of the device. Connect this pin to ground forces the device into shutdown mode. Pulling this pin to V <sub>I</sub> enables the device. On the rising edge of the enable pin, all the registers are reset with their default values. This pin must not be left floating and must be terminated.
VSEL	A1	I	VSEL signal is primarily used to scale the output voltage and to set the TPS62650-Q1 operation between active mode (VSEL=HIGH) and sleep mode (VSEL=LOW). The mode of operation can also be adapted by I <sup>2</sup> C settings. This pin must not be left floating and must be terminated.
SDA	A3	I/O	Serial interface address/data line.
SCL	B2	I	Serial interface clock line.
FB	C1	I	Output feedback sense input. Connect FB to the converter output.
GND	C2, C3		Ground.
SW	B1	I/O	This is the switch pin of the converter and connected to the drain of the internal power MOSFETs.

#### **FUNCTIONAL BLOCK DIAGRAM**




Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



#### PARAMETER MEASUREMENT INFORMATION



#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**


			FIGURE
	□#inion ou	vs Output current	5, 6, 7, 8
	Efficiency	vs Input voltage	9
	Peak-to-peak output ripple voltage	vs Output Current	10, 11, 12, 13
	DC output voltage	vs Output current	14, 15, 16, 17
0	DC output voltage	vs Ambient temperature	18, 19
	Measured output voltage	vs DAC target output voltage	20
	PFM/PWM Boundaries		21
	Quiescent current	vs Input voltage	22
D	Shutdown current	vs Input voltage	23
	Switching frequency	vs Input voltage	24
	P-channel MOSFET r <sub>DS(on)</sub>	vs Input voltage	25
S(on)	N-channel MOSFET r <sub>DS(on)</sub>	vs Input voltage	26
	Load transient response (		27 - 38
	Line transient PWM operation		39
	Combined line and load transient		40
	response		40
	PWM operation		41
	Power-save mode operation		42
	Dynamic voltage management		43, 44
	Output voltage ramp control		45
	Start-up		46, 47


Product Folder Links: TPS62650-Q1




#### **TYPICAL CHARACTERISTICS (continued)**





















#### PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE



## PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE







Figure 12.




















## TYPICAL CHARACTERISTICS (continued) DC OUTPUT VOLTAGE DC C















#### **TYPICAL CHARACTERISTICS (continued)**









V<sub>I</sub> - Input Voltage - V Figure 23.






# TYPICAL CHARACTERISTICS (continued) r<sub>DS(on)</sub> P-MOSFET











LOAD TRANSIENT: 50 mA / 400 mA PWM OPERATION




 $t - Time = 5 \mu s/div$ Figure 27.


Figure 28.































#### **DETAILED DESCRIPTION**

#### Operation

The TPS62650-Q1 is a synchronous step-down converter typically operates at a regulated 6-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS62650-Q1 converter operates in power-save mode with pulse frequency modulation (PFM) and automatic transition into PWM operation when the load current increases.

The TPS62650-Q1 integrates an  $I^2C$  compatible interface allowing transfers up to 3.4 Mbps. This communication interface can be used for dynamic voltage scaling with voltage steps down to 12.5 mV, for reprogramming the mode of operation (PFM or forced PWM) or disable/enabling the output voltage for instance. For more details, see the  $I^2C$  interface and register description section.

The converter uses a unique frequency locked ring oscillating modulator to achieve best-in-class load and line response and allows the use of tiny inductors and small ceramic input and output capacitors. At the beginning of each switching cycle, the P-channel MOSFET switch is turned on and the inductor current ramps up rising the output voltage until the main comparator trips, then the control logic turns off the switch.

One key advantage of the non-linear architecture is that there is no traditional feed-back loop. The loop response to change in  $V_O$  is essentially instantaneous, which explains its extraordinary transient response. The absence of a traditional, high-gain compensated linear loop means that the TPS62650-Q1 is inherently stable over a range of small L and  $C_O$ .

Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency lock loop (FLL) holds the switching frequency constant over a large range of operating conditions.

Combined with best in class load and line transient response characteristics, the low quiescent current of the device (ca. 38µA) allows to maintain high efficiency at light load, while preserving fast transient response for applications requiring tight output regulation.

#### SWITCHING FREQUENCY

The magnitude of the internal ramp, which is generated from the duty cycle, reduces for duty cycles either set of 50%. Thus, there is less overdrive on the main comparator inputs which tends to slow the conversion down. The intrinsic maximum operating frequency of the converter is about 10MHz to 12MHz, which is controlled to circa. 6MHz by a frequency locked loop.

When high or low duty cycles are encountered, the loop runs out of range and the conversion frequency falls below 6MHz. The tendency is for the converter to operate more towards a "constant inductor peak current" rather than a "constant frequency". In addition to this behavior which is observed at high duty cycles, it is also noted at low duty cycles.

When the converter is required to operate towards the 6MHz nominal at extreme duty cycles, the application can be assisted by decreasing the ratio of inductance (L) to the output capacitor's equivalent serial inductance (ESL). This increases the *ESL step* seen at the main comparator's feed-back input thus decreasing its propagation delay, hence increasing the switching frequency.

#### **POWER-SAVE MODE**

If the load current decreases, the converter will enter Power Save Mode operation automatically. During power-save mode the converter operates in discontinous current (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures.

When in power-save mode, the converter resumes its operation when the output voltage trips below the nominal voltage. It ramps up the output voltage with a minimum of one pulse and goes into power-save mode when the inductor current has returned to a zero steady state. The PFN on-time varies inversely proportional to the input voltage and proportional to the output voltage giving the regulated switching frequency when is steady-state.

PFM mode is left and PWM operation is entered as the output current can no longer be supported in PFM mode. As a consequence, the DC output voltage is typically positioned ca 0.5% above the nominal output voltage and the transition between PFM and PWM is seamless.

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 48. Operation in PFM Mode and Transfer to PWM Mode

#### MODE SELECTION

Depending on the settings of CONTROL1 register the device can be operated in either the regulated frequency PWM mode or in the automatic PWM and power-save mode. In this mode, the converter operates in a regulated frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range. For more details, see the CONTROL1 register description.

The regulated frequency PWM mode has the tightest regulation and the best line/load transient performance. Furthermore, this mode of operation allows simple filtering of the switching frequency for noise-sensitive applications. In forced PWM mode, the efficiency is lower compared to the power-save mode during light loads.

It is possible to switch from power-save mode (PFM) to forced PWM mode during operation either via the VSEL signal or by re-programming the CONTROL1 register. This allows adjustments to the converters operation to match the specific system requirements leading to more efficient and flexible power management.

#### **ENABLE**

The device starts operation when EN pin is set high and starts up with the soft start. This signal is gated by the EN\_DCDC bit defined in register VSEL0 and VSEL1. On rising edge of the EN pin, all the registers are reset with their default values. Enabling the converter's operation via the EN\_DCDC bit does not affect internal register settings. This allows the output voltage to be programmed to other values than the default voltage before starting up the converter. For more details, see the *VSEL0/1* register description.

Pulling the EN pin, VSEL0[6] bit or VSEL1[6] bit low forces the device into shutdown, with a shutdown current as defined in the electrical characteristics table. In this mode, the P and N-channel MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off. For proper operation, the EN pin must be terminated and must not be left floating.

In addition, depending on the setting of CONTROL2[6] bit, the device can actively discharge the output capacitor when it turns off. The integrated discharge resistor has a typical resistance of 15  $\Omega$ . The required time to discharge the output capacitor at  $V_{\Omega}$  depends on load current and the output capacitance value.

#### **SOFT START**

The TPS62650-Q1 has an internal soft-start circuit that limits the inrush current during start-up. This limits input voltage drops when a battery or a high-impedance power source is connected to the input of the converter.

The soft-start system progressively increases the on-time from a minimum pulse-width of 35ns as a function of the output voltage. This mode of operation continues for c.a. 100µs after enable. Should the output voltage not have reached its target value by this time, such as in the case of heavy load, the soft-start transitions to a second mode of operation.

The converter will then operate in a current limit mode, specifically the P-MOS current limit is set to half the nominal limit and the N-channel MOSET remains on until the inductor current has reset. After a further 100 µs, the device ramps up to full current limit operation providing that the output voltage has risen above 0.5V (approximately). Therefore, the start-up time depends on the output capacitor and load current.



#### UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions. The TPS62650-Q1 device have a UVLO threshold set to 2.05V (typical). Fully functional operation is permitted down to 2.15 V input voltage.

#### SHORT-CIRCUIT PROTECTION

The TPS62650-Q1 integrates a P-channel MOSFET current limit to protect the device against heavy load or short circuits. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. The regulator continues to limit the current on a cycle-by-cycle basis.

As soon as the output voltage falls below ca. 0.4V, the converter current limit is reduced to half of the nominal value and the PWROK bit is reset. Because the short-circuit protection is enabled during start-up, the device does not deliver more than half of its nominal current limit until the output voltage exceeds approximately 0.5V. This needs to be considered when a load acting as a current sink is connected to the output of the converter.

#### THERMAL SHUTDOWN

As soon as the junction temperature,  $T_J$ , exceeds typically 140°C, the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction temperature again falls below typically 130°C.

#### **VOLTAGE AND MODE SELECTION**

The TPS62650-Q1 features a pin-selectable output voltage. VSEL is primarily used to scale the output voltage between active (VSEL = HIGH) and sleep mode (VSEL = LOW). For maximum flexibility, it is possible to reprogram the operating mode of the converter (e.g. forced PWM, or auto transition PFM/PWM) associated with VSEL signal via the I<sup>2</sup>C interface

VSEL output voltage and mode selection is defined as following:

**VSEL = LOW:** — DC/DC output voltage determined by VSEL0 register value. DC/DC mode of operation is determined by MODE0 bit in CONTROL1 register.

**VSEL = HIGH:** — DC/DC output voltage determined by VSEL1 register value. DC/DC mode of operation is determined by MODE1 bit in CONTROL1 register.

The application processor programs via I<sup>2</sup>C the output voltages associated with the two states of VSEL signal: floor (VSEL0) and roof (VSEL1) values. The application processor also writes the DEFSLEW value in the CONTROL2 register to control the output voltage ramp rate.

These two registers can be continuously updated via I<sup>2</sup>C to provide the appropriate output voltage according to the VSEL input. The voltage changes with the selected ramp rate immediately after writing to the VSEL0 or VSEL1 register.

Table 1 shows the output voltage states depending on VSEL0, VSEL1 registers, and VSEL signal.

**Table 1. Dynamic Voltage Scaling Functional Overview** 

VSEL PIN VSEL0 REGISTER		VSEL1 REGISTER	OUTPUT VOLTAGE
Low	No action	No action	Floor
Low	Write new value	No action	Change to new value
Low	No action	Write	No change stays at floor voltage
High	No action	No action	Roof
High	Write new value	No action	No change stays at roof voltage
High	No action	Write new value	Change to new value



In PFM mode, when the output voltage is programmed to a lower value by toggling VSEL signal from high to low, PWROK is defined as low, while the output capacitor is discharged by the load until the converter starts pulsing to maintain the voltage within regulation. In multiple-step mode, PWROK is defined as low while the output voltage is ramping up or down.




Figure 49. PWROK Functional Behavior

#### **VOLTAGE RAMP CONTROL**

The TPS62650-Q1 offers a voltage ramp rate control that can operate in two different modes:

- Multiple-Step Mode
- Single-Step Mode

The mode is selected via DEFSLEW control bits in the CONTROL2 register.

#### Single-Step Voltage Scaling Mode (default), DEFSLEW[2:0] = [111]

In single-step mode, the TPS62650-Q1 ramps the output voltage with maximum slew-rate when transitioning between the floor and the roof voltages (switch to a higher voltage).

When switching between the roof and the floor voltages (transition to a lower voltage), the ramp rate control is dependent on the mode selection (see CONTROL1 register) associated with the target register (Forced PWM or auto transition PFM/PWM).

Table 2 shows the ramp rate control when transitioning to a lower voltage with DEFSLEW set to immediate transition.

Table 2. Ramp Rate Control vs. Target Mode

Mode Associated with Target Voltage	Output Voltage Ramp Rate
Forced PWM	Immediate
PFM/PWM	DC/DC converter stops switching.  Time to ramp down depends on output capacitance and load current

For instance, when the output is programmed to transition to a lower voltage with PFM operation enabled, the TPS62650-Q1 ramps down the output voltage without controlling the ramp rate or having intermediate microsteps. The required time to ramp down the voltage depends on the capacitance present at the output of the TPS62650-Q1 and on the load current. From an overall system perspective, this is the most efficient way to perform dynamic voltage scaling.

#### Multiple-Step Voltage Scaling Mode, DEFSLEW[2:0] = [000] to [110]

In multiple-step mode the TPS62650-Q1 controls the output voltage ramp rate regardless of the load current and mode of operation (e.g. Forced PWM or PFM/PWM). The voltage ramp control is done by adjusting the time between the voltage micro-steps.



#### THEORY OF OPERATION

#### **Serial Interface Description**

I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The TPS62650-Q1 device works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), fast mode plus (1 Mbps) and high-speed mode (up to 3.4 Mbps). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 2.1 V (typical).

The data transfer protocol for standard, fast and fast plus modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as HS-mode. The TPS62650-Q1 device supports 7-bit addressing; 10-bit addressing and general call address are not supported.

The TPS62650-Q1 device has a 7-bit address with two bits factory programmable allowing up to four dc/dc converters to be connected to the same bus. The 4 MSBs are 1001 and the LSB is 0.

#### Standard-, Fast- and Fast-Mode Plus Protocol

The *master* initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, see Figure 50. All I<sup>2</sup>C-compatible devices should recognize a start condition.

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is *valid*. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see Figure 51. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an *acknowledge*, see Figure 52, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, see Figure 50. This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address

Attempting to read data from register addresses not listed in this section results in 00h being read out.



#### **H/S-Mode Protocol**

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions are used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section results in FFh being read out.




Figure 50. START and STOP Conditions




Figure 51. Bit Transfer on the Serial Interface




Figure 52. Acknowledge on the I<sup>2</sup>C Bus






Figure 53. Bus Protocol

#### TPS62650-Q1 I<sup>2</sup>C Update Sequence

The TPS62650-Q1 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, TPS62650-Q1 device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the TPS62650-Q1. TPS62650-Q1 performs an update on the falling edge of the LSB byte.

When the TPS62650-Q1 is in hardware shutdown (EN pin tied to ground) the device can not be updated via the  $I^2C$  interface. Conversely, the  $I^2C$  interface is fully functional during software shutdown (EN\_DCDC bit = 0).




Figure 54. "Write" Data Transfer Format in Standard, Fast- and Fast-Plus Modes




Figure 55. "Read" Data Transfer Format in Standard, Fast- and Fast-Plus Modes






Figure 56. Data Transfer Format in H/S-Mode

#### **Slave Address Byte**

MSB							LSB
Χ	1	0	0	1	A2	A1	0

The slave address byte is the first byte received following the START condition from the master device. The first four bits (MSBs) of the address are factory preset to 1001. The next two bits (A2, A1) of the address are device option dependent. The LSB bit (A0) is also factory preset to 0. Up to 4 TPS62650-Q1 type of devices can be connected to the same I<sup>2</sup>C-Bus. See the ordering information table for more details.

#### **Register Address Byte**

MSB							LSB
0	0	0	0	0	0	D1	D0

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TPS62650-Q1, which contains the address of the register to be accessed. The TPS62650-Q1 contains four 8-bit registers accessible via a bidirectional I<sup>2</sup>C-bus interface. All internal registers have read and write access.



#### REGISTER DESCRIPTION

#### **VSEL0 REGISTER DESCRIPTION**

Memory location: 0x00

Description	EN_DCDC	FREE			VSM	0[5:0]		
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	1	0	Х	Х	Х	Х	Х	Х

Bit Description

EN\_DCDC Enable/Disable DC/DC operation.

This bit gates the external EN pin control signal. This bit is mirrored in VSEL1 register.

0: Device in shutdown regardless of the EN signal.

1: Device enabled when EN is high, disabled when EN is low.

VSM0[5:0] Output voltage selection bits (floor voltage). (1)

6-bit unsigned binary linear coding.

Output voltage = Minimum output voltage + (VSM0[5:0] x 12.5 mV)

(1) Register value is set according to the default output voltage, see ordering information table.

#### **VSEL1 REGISTER DESCRIPTION**

Memory location: 0x01

Description	EN_DCDC	FREE			VSM	1[5:0]		
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	1	0	Х	Х	Х	Х	Х	Х

Bit Description

EN\_DCDC Enable/Disable DC/DC operation.

This bit gates the external EN pin control signal. This bit is mirrored in VSEL0 register.

Product Folder Links: TPS62650-Q1

0: Device in shutdown regardless of the EN signal.

1: Device enabled when EN is high, disabled when EN is low.

VSM1[5:0] Output voltage selection bits (roof voltage). (1)

6-bit unsigned binary linear coding.

Output voltage = Minimum output voltage + (VSM1[5:0] x 12.5 mV)

(1) Register value is set according to the default output voltage, see ordering information table.



#### **CONTROL1 REGISTER DESCRIPTION**

Memory location: 0x02

MODE0 Description **RESERVED RESERVED FREE FREE** MODE\_CTRL[1:0] MODE1 Bits D6 D5 D4 D3 D1 D0 D7 D2 R/W R/W R/W R/W R/W R/W Memory type R R Default value 0 0 0 0 0 0 0 0

Bit Description

MODE\_CTRL[1:0] Mode control bits. (1)

00: Operation follows MODE0, MODE1.

01: PFM/PWM operation independent of VSEL signal.10: Forced PWM operation independent of VSEL signal.11: PFM/PWM operation independent of VSEL signal.

MODE1 VSEL high (roof voltage) operating mode selection bit.

0: Forced PWM.

1: PFM/PWM automatic transition.

MODE0 VSEL low (floor voltage) operating mode selection bit.

0,1: PFM/PWM automatic transition (no effect).

(1) See the ordering information table to verify the validity of this option.

#### **CONTROL2 REGISTER DESCRIPTION**

Memory location: 0x03

Description	FREE	OUTPUT_DISCHARGE	PWROK	FREE	FREE	DEFSLEW		
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	0	1	0	0	0	1	1	1

Bit Description

OUTPUT\_ Output capacitor auto-discharge control bit.

**DISCHARGE** 0: The output capacitor is not actively discharged when the converter is disabled.

1: The output capacitor is discharged through an internal resistor when the converter is disabled.

PWROK Power good bit.

0: The output voltage is not within its regulation limits.

1: The output voltage is in regulation.

DEFSLEW Output voltage slew-rate control bits.

000: 0.15mV/µs 001: 0.3mV/µs 010: 0.6mV/µs 011: 1.2mV/µs 100: 2.4mV/µs 101: 4.8mV/µs 110: 9.6mV/µs 111: Immediate



#### **APPLICATION INFORMATION**

#### INDUCTOR SELECTION

The TPS62650-Q1 series of step-down converters have been optimized to operate with an effective inductance value in the range of  $0.3\mu$ H to  $1.3\mu$ H and with output capacitors in the range of  $4.7\mu$ F to  $10\mu$ F. The internal compensation is optimized to operate with an output filter of L =  $0.47\mu$ H and  $C_O = 4.7\mu$ F. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For more details, refer to the section "checking loop stability".

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current ( $\Delta I_1$ ) decreases with higher inductance and increases with higher  $V_1$  or  $V_0$ .

$$\Delta I_{L} = \frac{V_{O}}{V_{I}} \times \frac{V_{I} - V_{O}}{L \times f_{SW}} \qquad \qquad \Delta I_{L(MAX)} = I_{O(MAX)} + \frac{\Delta I_{L}}{2}$$

with: f<sub>SW</sub> = switching frequency (6 MHz typical)

L = inductor value

 $\Delta I_1$  = peak-to-peak inductor ripple current

$$I_{L(MAX)} = maximum inductor current$$
 (1)

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance  $(R_{(DC)})$  and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS62650-Q1 converters.

Table 3. List of Inductors

MANUFACTURER	SERIES	DIMENSIONS
	LQM21PN1R0NGR	2.0 x 1.2 x 1.0 max. height
MURATA	LQM21PNR54MG0	2.0 x 1.2 x 1.0 max. height
WURATA	LQM21PNR47MG0	2.0 x 1.2 x 1.0 max. height
	LQM2MPN1R0NG0	2.0 x 1.6 x 1.0 max. height
TOKO	MDT2012-CX1R0A	2.0 x 1.2 x 1.0 max. height
FDK	MIPS2012D1R0-X2	2.0 x 1.2 x 1.0 max. height



#### **OUTPUT CAPACITOR SELECTION**

The advanced fast-response voltage mode control scheme of the TPS62650-Q1 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. For best performance, the device should be operated with a minimum effective output capacitance of 1.6µF. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage step caused by the output capacitor ESL and the ripple current flowing through the output capacitor impedance.

At light loads, the output capacitor limits the output ripple voltage and provides holdup during large load transitions. A  $4.7\mu F$  capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions. The typical output voltage ripple is 1.5% of the nominal output voltage  $V_O$ .

The output voltage ripple during PFM mode operation can be kept small. The PFM pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. The PFM frequency decreases with smaller inductor values and increases with larger once. Increasing the output capacitor value and the effective inductance will minimize the output ripple voltage.

#### INPUT CAPACITOR SELECTION

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required to prevent large voltage transients that can cause misbehavior of the device or interferences with other circuits in the system. For most applications, a 2.2µF or 4.7µF capacitor is sufficient. If the application exhibits a noisy or erratic switching frequency, the remedy will probably be found by experimenting with the value of the input capacitor.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between  $C_1$  and the power source lead to reduce ringing than can occur between the inductance of the power source leads and  $C_1$ .

#### **CHECKING LOOP STABILITY**

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I<sub>1</sub>
- Output ripple voltage, V<sub>O(AC)</sub>

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load.  $V_O$  immediately shifts by an amount equal to  $\Delta I_{(LOAD)}$  x ESR, where ESR is the effective series resistance of  $C_O$ .  $\Delta I_{(LOAD)}$  begins to charge or discharge  $C_O$  generating a feedback error signal used by the regulator to return  $V_O$  to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time,  $V_O$  can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than  $45^{\circ}$  of phase margin.


Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET  $r_{DS(on)}$ ) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.



#### LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. High-speed operation of the TPS62650-Q1 devices demand careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability and switching frequency issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths.

The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. In order to get an optimum *ESL* step, the output voltage feedback point (FB) should be taken in the output capacitor path, approximately 1mm away for it. The feed-back line should be routed away from noisy components and traces (e.g. SW line).



C: SDA

Figure 57. Suggested Layout (Top)

Copyright © 2012–2013, Texas Instruments Incorporated



#### Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:


- · Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- · Introducing airflow in the system

The maximum recommended junction temperature  $(T_J)$  of the TPS62650-Q1 device is 105°C. The thermal resistance of the 9-pin CSP package (YFF) is  $R_{\theta JA} = 105$ °C/W. The regulator operation is specified to a maximum ambient temperature  $T_A$  of 105°C. Therefore, the maximum power dissipation is about 200mW.


$$P_{D}MAX = \frac{T_{J}MAX - T_{A}}{R_{\theta JA}} = \frac{105^{\circ}C - 85^{\circ}C}{105^{\circ}C/W} = 190 \text{ mW}$$
 (2)

#### PACKAGE SUMMARY

### CHIP SCALE PACKAGE (BOTTOM VIEW)



### CHIP SCALE PACKAGE (TOP VIEW)



#### Code:

- YM Year Month date code
- S assembly site code
- · CC Chip code
- LLLL Lot trace code



#### **REVISION HISTORY**

Changes from Revision A (March 2012) to Revision B								
•	Changed "T <sub>A</sub> " to "T <sub>J</sub> "		2					



#### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device			U	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS62650TYFFRQ1	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS62650-Q1:

Catalog: TPS62650





11-Apr-2013

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

#### PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2018

#### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62650TYFFRQ1	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1

www.ti.com 21-Dec-2018




#### \*All dimensions are nominal

I	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TPS62650TYFFRQ1	DSBGA	YFF	9	3000	210.0	185.0	35.0	



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated