











TPS62065-Q1, TPS62067-Q1

SLVSCM3-JANUARY 2015

TPS6206x-Q1 3-MHz 2-A Step-Down Converter in 2 x 2 SON Package


Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Operating Junction Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- 3-MHz Switching Frequency
- V_{IN} Range from 2.9 V to 6 V
- Up to 97% Efficiency
- Power Save Mode and 3-MHz Fixed PWM Mode
- **Power Good Output**
- Output Voltage Accuracy in PWM Mode ±1.5%
- **Output Capacitor Discharge Function**
- Typical 18-µA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Voltage Positioning
- **Clock Dithering**
- Supports Maximum 1-mm Height Solutions
- Available in a $2 \times 2 \times 0.75$ -mm WSON

Applications

- Point Of Load Regulator
- Automotive POL
- **Automotive Camera Modules**
- Car Infotainment and Navigation Systems
- **ADAS Applications**

Typical Application Circuit



3 Description

The TPS62065-Q1 and TPS62067-Q1 device is a highly-efficient synchronous step-down DC-DC converter. The device provides up to 2-A output current.

With an input voltage range of 2.9 V to 6 V the device is a perfect fit for power conversion from a 5-V or 3.3-V system supply rail. The TPS62065-Q1 and TPS62067-Q1 device operates at 3-MHz fixed frequency and enters power-save mode operation at light load currents to maintain high efficiency over the entire load current range. The power save mode is optimized for low output-voltage ripple. For low noise applications, the TPS62065-Q1 device can be forced into fixed frequency PWM mode by pulling the MODE pin high. The TPS62067-Q1 provides an open drain power good output. In the shutdown mode, the current consumption is reduced to 5 µA and an internal circuit discharges the output capacitor. The TPS62065-Q1 and TPS62067-Q1 device is optimized for operation with a tiny 1-µH inductor and a small 10-µF output capacitor to achieve smallest solution size and high regulation performance.

The TPS62065-Q1 and TPS62067-Q1 device is available in a small 2 x 2 x 0,75-mm 8-pin WSON package.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE |
|-------------|----------|-------------------|
| TPS62065-Q1 | WEON (9) | 2.00 mm 2.00 mm |
| TPS62067-Q1 | WSON (8) | 2.00 mm × 2.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Efficiency vs Load Current




Table of Contents

| 1 | Features 1 | | 10.2 Functional Block Diagram | 8 |
|----|--|----|--------------------------------------|----|
| 2 | Applications 1 | | 10.3 Feature Description | 9 |
| 3 | Description 1 | | 10.4 Device Functional Modes | 10 |
| 4 | Typical Application Circuit 1 | 11 | Application and Implementation | 13 |
| 5 | Revision History | | 11.1 Application Information | 13 |
| 6 | Device Comparison Table | | 11.2 Typical Application | 13 |
| 7 | Pin Configuration and Functions | 12 | Power Supply Recommendations | 19 |
| 8 | - | 13 | Layout | 20 |
| 0 | Specifications | | 13.1 Layout Guidelines | 20 |
| | 8.1 Absolute Maximum Ratings | | 13.2 Layout Example | |
| | 8.2 ESD Ratings | 14 | Device and Documentation Support | |
| | 8.3 Recommended Operating Conditions 4 | | | |
| | 8.4 Thermal Information 4 | | | |
| | 8.5 Electrical Characteristics 5 | | 14.2 Related Links | |
| | 8.6 Typical Characteristics | | 14.3 Trademarks | 21 |
| 9 | Parameter Measurement Information | | 14.4 Electrostatic Discharge Caution | 21 |
| _ | | | 14.5 Glossary | 21 |
| 10 | Detailed Description 8 | 15 | Mechanical, Packaging, and Orderable | |
| | 10.1 Overview 8 | 13 | Information | 21 |

5 Revision History


| DATE | REVISION | NOTES |
|--------------|----------|------------------|
| January 2015 | * | Initial release. |

6 Device Comparison Table

| PART NUMBER | MODE/PG FUNCTION | |
|-------------|--|--|
| TPS62065Q1 | MODE = selectable; Power Good = no | |
| TPS62067Q1 | Automatic PWM/PFM transition; Power Good = yes | |

7 Pin Configuration and Functions

DSG Package 8-Pin WSON With Exposed Thermal Pad Top View



Pin Functions

| NO. NAME | | TVDE | DECEDIDATION |
|----------|-------------|------------|--|
| | | ITPE | DESCRIPTION |
| 1 | PGND | _ | GND supply pin for the output stage. |
| 2 | SW | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor. |
| 3 | AGND | _ | Analog GND supply pin for the control circuit. |
| 4 | FB | IN | Feedback pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor |
| 5 | EN | IN | This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated |
| 6 | MODE/PG | IN | MODE : MODE pin = high forces the device to operate in fixed frequency PWM mode. MODE pin = low enables the power save mode with automatic transition from PFM mode to fixed frequency PWM mode. This pin must be terminated. (TPS62065-Q1) |
| | | Open Drain | PG : Power Good open-drain output. Connect an external pullup resistor to a rail which is below or equal AVIN. (TPS62067-Q1) |
| 7 | AVIN | IN | Analog V _{IN} power supply for the control circuit must be connected to PVIN and input capacitor. |
| 8 | PVIN | PWR | V _{IN} power supply pin for the output stage. |
| _ | Thermal Pad | _ | For good thermal performance, this pad must be soldered to the land pattern on the PCB. This pad should be used as device GND. |

8 Specifications

8.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|-----------------|------|--------------------|------|
| | AVIN, PVIN | -0.3 | 7 | |
| Voltage (2) | EN, MODE/PG, FB | -0.3 | $V_{IN} + 0.3 < 7$ | V |
| | SW | -0.3 | 7 | |
| Current (sink) | into PG | | 1 | mA |
| Current (source) Peak output | | | Internally limited | А |
| Junction temperature, T _J | | -40 | 150 | °C |
| Storage temperature, T _{stg} | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

| | | | | VALUE | UNIT |
|--|-------------------------|--------------------------------------|------------------------------|-------|------|
| | | Human body model (HBM), per AEC Q100 | -002 ⁽¹⁾ | ±2500 | |
| V _(ESD) Electrostatic disch | Electrostatic discharge | Charged device model (CDM), per AEC | Corner pins (1, 4, 5, and 8) | ±750 | V |
| | | Q100-011 | Other pins | ±500 | |

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

| | | MIN | NOM | MAX | UNIT |
|---|---|-----|-----|------|------|
| $\begin{array}{c} AV_{IN} \;, \\ PV_{IN} \end{array}$ | Supply voltage | 2.9 | | 6 | V |
| | Output current capability | | | 2000 | mA |
| | Output voltage range for adjustable voltage | 0.8 | | VIN | V |
| L | Effective Inductance Range | 0.7 | 1 | 1.6 | μH |
| C _{OUT} | Effective Output Capacitance Range | 4.5 | 10 | 22 | μF |
| T_J | Operating junction temperature | -40 | | 125 | °C |

8.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | DSG (WSON) 8 PINS | UNIT |
|------------------------|--|----------------------|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 64.78 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 80.60 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 34.63 | 9004 |
| ΨЈТ | Junction-to-top characterization parameter | 1.65 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 35.02 | |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | 6.61 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

⁽²⁾ All voltage values are with respect to network ground terminal.

8.5 Electrical Characteristics

Over operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), typical values are at $T_J = 25^{\circ}C$. Unless otherwise noted, specifications apply for condition $V_{IN} = EN = 3.6 \text{ V}$. External components $C_{IN} = 10 \text{ }\mu\text{F}$ 0603, $C_{OUT} = 10 \text{ }\mu\text{F}$ 0603, $L = 1 \text{ }\mu\text{H}$.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|---|--|-------|------|------|------|
| SUPPLY | | | | | | |
| V _{IN} | Input voltage range | | 2.9 | | 6 | V |
| IQ | Operating quiescent current | I _{OUT} = 0 mA, device operating in PFM mode and not device not switching | | 18 | | μΑ |
| I _{SD} | Shutdown current | EN = GND, current into AVIN and PVIN combined | | 0.1 | 5 | μΑ |
| V_{UVLO} | Undervoltage lockout threshold | Falling | 1.73 | 1.78 | 1.83 | V |
| VUVLO | Ondervoltage lockout timeshold | Rising | 1.9 | 1.95 | 1.99 | · · |
| ENABLE, M | ODE | | | | | |
| V_{IH} | High level input voltage | $2.9 \text{ V} \le \text{V}_{IN} \le 6 \text{ V}$ | 1 | | 6 | V |
| V_{IL} | Low level input voltage | $2.9 \text{ V} \le \text{V}_{IN} \le 6 \text{ V}$ | 0 | | 0.4 | V |
| I _{IN} | Input bias current | EN, Mode tied to GND or AVIN | | 0.01 | 1 | μΑ |
| POWER GO | OOD OPEN DRAIN OUTPUT | | | | | |
| | Davis and the sale and sale are | Rising feedback voltage | 93% | 95% | 98% | |
| V_{THPG} | Power good threshold voltage | Falling feedback voltage | 87% | 90% | 92% | |
| V _{OL} | Output low voltage | I _{OUT} = -1 mA; must be limited by external pullup resistor ⁽¹⁾ | | | 0.3 | V |
| I_{LKG} | Leakage current into PG pin | V _(PG) = 3.6 V | | | 100 | nA |
| t _{PGDL} | Internal power good delay time | | | 5 | | μs |
| POWER SW | /ITCH | | | | | |
| 1 | High-side MOSFET on-resistance | $V_{IN} = 3.6 \text{ V}^{(1)}$ | | 120 | 180 | _ |
| R _{DS(on)} | | $V_{IN} = 5 V^{(1)}$ | | 95 | 150 | mΩ |
| 1 | | $V_{IN} = 3.6 V^{(1)}$ | | 90 | 130 | |
| R _{DS(on)} | Low-side MOSFET on-resistance | $V_{IN} = 5 V^{(1)}$ | | 75 | 100 | mΩ |
| I _{LIMF} | Forward current limit MOSFET high-side and low-side | 2.9 V ≤ V _{IN} ≤ 6 V | 2300 | 2750 | 3300 | mA |
| _ | Thermal shutdown | Increasing junction temperature | | 150 | | 00 |
| T _{SD} | Thermal shutdown hysteresis | Decreasing junction temperature | | 10 | | °C |
| OSCILLATO | DR . | | | | | |
| f _{SW} | Oscillator frequency | 2.9 V ≤ V _{IN} ≤ 6 V | 2.6 | 3 | 3.4 | MHz |
| OUTPUT | | | | | | |
| V _{ref} | Reference voltage | | | 600 | | mV |
| V _{FB(PWM)} | Feedback voltage PWM Mode | PWM operation, MODE = V_{IN} , 2.9 V \leq V _{IN} \leq 6 V, 0-mA load | -1.5% | 0% | 1.5% | |
| V _{FB(PFM)} | Feedback voltage PFM mode, Voltage Positioning | device in PFM mode, voltage positioning active (2) | | 1% | | |
| V | Load regulation | | | -0.5 | | %/A |
| V_{FB} | Line regulation | | | 0 | | %/V |
| R _(Discharge) | Internal discharge resistor | Activated with EN = GND, 2.9 V \leq V _{IN} \leq 6 V, 0.8 \leq V _{OUT} \leq 3.6 V | 75 | 200 | 1450 | Ω |
| t _{START} | Start-up time | Time from active EN to reach 95% of V _{OUT} | | 500 | | μs |


⁽¹⁾ Maximum value applies for $T_J = 85^{\circ}C$ (2) In PFM mode, the internal reference voltage is set to typ. 1.01 x V_{ref} . See the parameter measurement information.



8.6 Typical Characteristics


Table 1. Table of Graphs

| | | FIGURE |
|------------------------------|---------------------------------------|----------|
| Shutdown Current | Input Voltage and Ambient Temperature | Figure 1 |
| Quiescent Current | Input Voltage | Figure 2 |
| Oscillator Frequency | Input Voltage | Figure 3 |
| Static Drain-Source On-State | Input Voltage, Low-Side Switch | Figure 4 |
| Resistance | Input Voltage, High-Side Switch | Figure 5 |
| R _{DISCHARGE} | Input Voltage vs. V _{OUT} | Figure 6 |






SLVSCM3-JANUARY 2015 www.ti.com



Parameter Measurement Information



L: LQH44PN1R0NP0, L = 1 μ H,Murata, NRG4026T1R2, L = 1.2 μ H, Taiyo Yuden C_{IN}/C_{OUT}: GRM188R60J106U, Murata 0603 size

10 Detailed Description


10.1 Overview

The TPS62065-Q1 and TPS62067-Q1 step-down converter operates with 3-MHz (typical) fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter power save mode and then operate in pulse-frequency mode (PFM).

During PWM operation the converter uses an unique fast-response voltage-mode controller scheme with input-voltage feed-forward to achieve good line and load regulation which allows the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows from the input capacitor through the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current-limit comparator also turns off the switch in case the current-limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current flows now from the inductor to the output capacitor and to the load. The current returns back to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the high-side MOSFET switch.

10.2 Functional Block Diagram



(1) Function depends on device option.



10.3 Feature Description

10.3.1 Mode Selection (TPS62065-Q1)

The MODE pin allows mode selection between forced PWM mode and power save mode.

Connecting this pin to GND enables the power save mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents which allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to when the device is in power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

For the TPS62067-Q1 where the MODE pin is replaced with power good output, the power save mode is enabled per default.

10.3.2 Power-Good (PG) Output (TPS62067-Q1)

This function is available in the TPS62067-Q1 device only. The PG output is an open-drain output and requires an external pullup resistor. The circuit is active once the device is enabled and AVIN is above the UVLO threshold V_{I/VIO}. The PG output provides a high level once the feedback voltage exceeds 95% (typical) of the nominal value. The PG output is driven to a low level when the feedback voltage falls below 90% (typical) of the nominal value. The PG output is activated with an internal delay of 5 µs.

The PG open-drain output transistor turns on immediately with the EN pin meets the low level and pulls the output low. The external pullup resistor can be connected to any voltage rail lower or equal the voltage applied to AVIN pin of the device. The value of the pullup resistor must be carefully selected in order to limit the current into the PG pin to 1 mA maximum. The external pullup resistor can be connected to VOUT or another voltage rail which does not exceed the VIN level. The current flowing through the pullup resistor impacts the current consumption of the application circuit in shutdown mode.

The shut down current of the device does not include the current through the external pullup and internal opendrain stage. The PG signal can be used for sequencing various converters or to reset a microcontroller.




Figure 7. Power Good Output PG

10.3.3 Enable

Setting the EN pin high enables the device. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the soft start is activated and the output voltage is ramped up. The output voltage reaches 95% of the nominal value within t_{START} which is 500 µs (typical) after the device has been enabled. The EN input can be used to control power sequencing in a system with various DC-DC converters. The EN pin can connect to the output of another converter in order to drive the EN pin high and get a sequencing of supply rails. When EN is pulled low the device enters shutdown mode. In this mode, all circuits are disabled and the SW pin is connected to PGND through an internal resistor to discharge the output.

ISTRUMENTS

Feature Description (continued)

10.3.4 Soft Start

The TPS62065-Q1 and TPS62067-Q1 device has an internal soft-start circuit that controls the ramp up of the output voltage. When the converter is enabled and the input voltage is above the UVLO threshold, V_{UVLO}, the output voltage ramps up from 5% to 95% of the nominal value with t_{Ramp} of 250 µs (typical). The ramp time limits the inrush current in the converter during start up and prevents possible input voltage drops when a battery or high impedance power source is used.

During soft start, the switch current-limit is reduced to 1/3 of the nominal value, I_{LIMF}, until the output voltage reaches 1/3 of the nominal value. When the output voltage trips this threshold, the device operates with the nominal current limit, ILIME.

10.3.5 Internal Current-Limit and Foldback Current-Limit For Short-Circuit Protection

During normal operation the high-side and low-side MOSFET switches are protected by the current-limit I_{LIMF}. When the high-side MOSFET switch reaches the current-limit, it turns off and the low-side MOSFET switch turns on. The high-side MOSFET switch can only turn on again when the current in the low-side MOSFET switch decreases below I_{LIME}. The device is capable to provide peak-inductor currents up to the internal current limit, ILIMF.

As soon as the switch current-limits are met and the output voltage falls below 1/3 of the nominal output voltage because of overload or short circuit condition, the foldback current-limit is enabled. In this case the switch current-limit is reduced to 1/3 of the nominal value I_{LIMF}.

Because the short-circuit protection is enabled during start-up, the device does not deliver more than 1/3 of the nominal current-limit, I_{LMF}, until the output voltage exceeds 1/3 of the nominal output voltage. This protection must be considered when a load is connected to the output of the converter, which acts as a current sink.

10.3.6 Clock Dithering

In order to reduce the noise level of switch-frequency harmonics in the higher RF bands, the TPS62065-Q1 and TPS62067-Q1 device has a built-in clock-dithering circuit. The oscillator frequency is slightly modulated with a sub clock causing a clock dither of 6 ns (typical).

10.3.7 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds 150°C (typical) the device enters thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues operation with a soft start once the junction temperature falls below the thermal shutdown hysteresis.

10.4 Device Functional Modes

10.4.1 Power Save Mode

At TPS62065-Q1 pulling the MODE pin low enables power save mode. In TPS62067-Q1 power-save mode is enabled per default. If the load current decreases, the converter enters power save mode operation automatically. During power save mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage 1% (typical) above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs when the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the power save mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of V_{OUTnominal} +1%, the device starts a PFM current pulse. For this the highside MOSFET switch turns on and the inductor current ramps up. After the on-time expires, the switch is turned off and the low-side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current the output voltage rises. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with a typical 18-µA current consumption.

Submit Documentation Feedback



Device Functional Modes (continued)

In case the output voltage is still below the PFM comparator threshold, further PFM current pulses are generated until the PFM comparator reaches its threshold. The converter starts switching again once the output voltage drops below the PFM comparator threshold due to the load current.

In case the output current can no longer be supported in PFM mode, the device exits PFM mode and enters PWM mode.

10.4.1.1 Dynamic Voltage Positioning

This feature reduces the voltage under or overshoots at load steps from light to heavy load and vice versa. It is active in power save mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.




Figure 8. Power Save Mode Operation with automatic Mode transition

10.4.1.2 100% Duty-Cycle Low-Dropout Operation

The device starts to enter 100% duty cycle mode as the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing VIN the high-side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{O}max + I_{O}max \times (R_{DS(on)}max + R_{L})$

where

- I_Omax = maximum output current
- R_{DS(on)}max = maximum P-channel switch R_{DS(on)}
- R_L = DC resistance of the inductor
- V_Omax = nominal output voltage plus maximum output voltage tolerance

10.4.1.3 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the output stage of the converter once the falling VIN trips the UVLO threshold V_{UVLO} . The UVLO threshold V_{UVLO} for falling V_{IN} is typically 1.78 V. The device starts operation once the rising V_{IN} trips UVLO threshold V_{UVLO} again at typically 1.95 V.

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

(1)

TEXAS INSTRUMENTS

Device Functional Modes (continued)

10.4.1.4 Output Capacitor Discharge

With EN pulled low, the device enters shutdown mode and all internal circuits are disabled. The SW pin is connected to PGND through an internal resistor to discharge the output capacitor. This feature ensures a startup in a discharged output capacitor once the converter is enabled again and prevents a floating charge on the output capacitor. The output voltage ramps up monotonic starting from 0 V.

Submit Documentation Feedback



11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The TPS62065-Q1 and TPS62067-Q1 is a highly efficient synchronous 2-A step down DC-DC converter.

11.2 Typical Application




Figure 9. TPS62065-Q1 Adjustable 1.8-V Output-Voltage Configuration




Figure 10. TPS62067-Q1 Adjustable 1.8-V Output-Voltage Configuration

11.2.1 Design Requirements

The device operates over an input voltage range from 2.9 V to 6 V. The output voltage is adjustable using an external feedback divider.

11.2.2 Detailed Design Procedure

11.2.2.1 Output Voltage Setting

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \qquad R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_2$$
 (2)

with an internal reference voltage V_{RFF} typically 0.6 V.



Typical Application (continued)

To minimize the current through the feedback divider network, R_2 should be within the range of 120 k Ω to 360 k Ω . The sum of R_1 and R_2 should not exceed ~1 M Ω , to keep the network robust against noise. An external feed-forward capacitor $C_{\rm ff}$ is required for optimum regulation performance. Lower resistor values can be used. R_1 and $C_{\rm ff}$ places a zero in the loop. The right value for $C_{\rm ff}$ can be calculated as:

$$f_z = \frac{1}{2 \times \pi \times R_1 \times C_{ff}} = 25 \text{ kHz}$$
(3)

$$C_{ff} = \frac{1}{2 \times \pi \times R_1 \times 25 \text{ kHz}}$$
(4)

11.2.2.2 Output Filter Design (inductor And Output Capacitor)

The internal compensation network of TPS62065-Q1 and TPS62067-Q1 is optimized for a LC output filter with a corner frequency of:

$$f_C = \frac{1}{2 \times \pi \times \left(\sqrt{1 \,\mu\text{H} \times 10 \,\mu\text{F}}\right)} = 50 \text{ kHz}$$
(5)

The part operates with nominal inductors of 1 μ H to 1.2 μ H and with 10- μ F to 22- μ F small X5R and X7R ceramic capacitors. Please refer to the lists of inductors and capacitors. The part is optimized for a 1- μ H inductor and 10- μ F output capacitor.

11.2.2.2.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_I or V_O .

Equation 6 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 7. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

where

- ΔI_L = Peak-to-peak inductor ripple current
- L = Inductor value

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$

where

A more conservative approach is to select the inductor current rating just for the switch current limit I_{LIMF} of the converter.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the DC resistance $R_{(DC)}$ and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)



Table 2. List of Inductors

| DIMENSIONS [mm ³] | INDUCTANCE µH | INDUCTOR TYPE | SUPPLIER |
|-------------------------------|---------------|-----------------------|-------------|
| 3,2 × 2,5 × 1 max | 1 | LQM32PN (MLCC) | Murata |
| 3,7 × 4 × 1,8 max | 1 | LQH44 (wire wound) | Murata |
| 4 × 4 × 2,6 max | 1.2 | NRG4026T (wire wound) | Taiyo Yuden |
| 3,5 × 3,7 × 1,8 max | 1.2 | DE3518 (wire wound) | ТОКО |

11.2.2.2.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS62065-Q1 and TPS62067-Q1 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies and may not be used. For most applications a nominal 10-µF or 22-µF capacitor is suitable. At small ceramic capacitors, the DC-bias effect decreases the effective capacitance. Therefore a 22-µF capacitor can be used for output voltages higher than 2 V, see list of capacitors.

In case additional ceramic capacitors in the supplied system are connected to the output of the DC/DC converter, the output capacitor C_{OUT} must be decreased in order not to exceed the recommended effective capacitance range. In this case a loop stability analysis must be performed as described later.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{RMSCout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(8)

11.2.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications a 10-µF ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the V_{IN} pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

Table 3. List of Capacitors

| CAPACITANCE | TYPE | SIZE [mm ³] | SUPPLIER |
|-------------|-----------------|--------------------------|----------|
| 10 μF | GRM188R60J106M | 0603: 1,6 × 0,8 × 0,8 | Murata |
| 22 µF | GRM188R60G226M | 0603: 1,6 × 0,8 × 0,8 | Murata |
| 22 µF | CL10A226MQ8NRNC | 0603: 1,6 × 0,8 × 0,8 | Samsung |
| 10 μF | CL10A106MQ8NRNC | 0603: 1,6 × 0,8 × 0,8 | Samsung |

11.2.2.3 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signal

- Switching node, SW
- Inductor current, IL
- Output ripple voltage, V_{OUT(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or wrong L-C output filter combinations. As a next step in the evaluation of the regulation loop, test the load transient response. The results are most easily interpreted when the device operates in PWM mode at medium to high load currents.


During this recovery time, V_{OUT} can be monitored for settling time, overshoot, or ringing; that helps evaluate stability of the converter. Without any ringing, the loop has usually more than 45° of phase margin.




11.2.3 Application Curves

Table 4. Table of Graphs

| | | | FIGURE |
|---|-------------------------|--|-----------|
| | | Load Current, V _{OUT} = 1.2 V, Auto PFM and PWM Mode, Linear Scale | Figure 11 |
| | Efficiency | Load Current, V _{OUT} = 1.8 V, Auto PFM and PWM Mode, Linear Scale | Figure 12 |
| η | | Load Current, V _{OUT} = 3.3 V, PFM and PWM Mode, Linear Scale | Figure 13 |
| | | Load Current, V _{OUT} = 1.8 V, Auto PFM and PWM Mode vs. Forced PWM Mode, Logarithmic Scale | Figure 14 |
| | Output Valtage Assuracy | Load Current, V _{OUT} = 1.8 V, Auto PFM and PWM Mode | Figure 15 |
| | Output Voltage Accuracy | Load Current, V _{OUT} = 1.8 V, Forced PWM Mode | Figure 16 |
| | Typical Operation | PWM Mode, V_{IN} = 3.6 V, V_{OUT} = 1.8 V, 500 mA, L = 1.2 μ H, C_{OUT} = 10 μ F | |
| | | PFM Mode, V_{IN} = 3.6 V, V_{OUT} = 1.8 V, 20 mA, L = 1.2 μ H, C_{OUT} = 10 μ F | Figure 18 |
| | | PWM Mode, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 1.2 \text{ V}$, 0.2 mA to 1 A | Figure 19 |
| | Load Transient | PFM Mode, V _{IN} = 3.6 V, V _{OUT} = 1.2 V, 20 mA to 250 mA | Figure 20 |
| | | V _{IN} = 3.6 V, V _{OUT} = 1.8 V, 200 mA to 1500 mA | Figure 21 |
| | Line Transient | PWM Mode, V _{IN} = 3.6 V to 4.2 V, V _{OUT} = 1.8 V, 500 mA | Figure 22 |
| | Line Transient | PFM Mode, V _{IN} = 3.6 V to 4.2 V, V _{OUT} = 1.8 V, 500 mA | |
| | Startup into Load | $V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}, Load = 2.2 \Omega$ | Figure 24 |
| | Startup TPS62067-Q1 | Into 2.2-Ω Load with Power Good | Figure 25 |
| | Output Discharge | V _{IN} = 3.6 V, V _{OUT} = 1.8 V, No Load | Figure 26 |
| | Shutdown TPS62067-Q1 | V_{IN} = 4.2 V, V_{OUT} = 3.3 V, No Load, PG Pullup Resistor 10 k Ω | Figure 27 |







PFM and PWM MODE

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated










SLVSCM3-JANUARY 2015 www.ti.com



12 Power Supply Recommendations

The power supply to the TPS62065-Q1 and TPS62067-Q1 must have a current rating according to the supply voltage, output voltage, and output current of the TPS62065-Q1 and TPS62067-Q1.

13 Layout

13.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. The input capacitor needs to be placed as close as possible to the IC pins.

It is critical to provide a low inductance, impedance ground and supply path. Therefore, use wide and short traces for the main current paths. Connect the AGND and PGND pins of the device to the thermal pad land of the PCB and use this pad as a star point. Use a common power PGND node and a different node for the signal AGND to minimize the effects of ground noise. The FB divider network should be connected right to the output capacitor and the FB line must be routed away from noisy components and traces (for example, SW line).

Due to the small package of this converter and the overall small solution size the thermal performance of the PCB layout is important. To get a good thermal performance a four or more layer PCB design is recommended. The PowerPAD of the IC must be soldered on the thermal pad area on the PCB to get a proper thermal connection. For good thermal performance the exposed pad on the PCB must be connected to an inner GND plane with sufficient via connections. Please refer to the documentation of the evaluation kit.

13.2 Layout Example




Figure 28. PCB Layout

Submit Documentation Feedback

14 Device and Documentation Support

14.1 Device Support

14.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

| PARTS | PRODUCT FOLDER SAMPLE & BUY | | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|-------------|-----------------------------|------------|---------------------|---------------------|---------------------|--|
| TPS62065-Q1 | Click here | Click here | Click here | Click here | Click here | |
| TPS62067-Q1 | Click here | Click here | Click here | Click here | Click here | |

14.3 Trademarks

14.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

14.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

29-Jan-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| TPS62065QDSGRQ1 | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | SJF | Samples |
| TPS62067QDSGRQ1 | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | SIP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

29-Jan-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62065-Q1, TPS62067-Q1:

• Catalog: TPS62065, TPS62067

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Feb-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62065QDSGRQ1 | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62067QDSGRQ1 | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |

www.ti.com 3-Feb-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62065QDSGRQ1 | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62067QDSGRQ1 | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated