











**TPS61086** SLVSA05B - AUGUST 2009-REVISED AUGUST 2015

# TPS61086 18.5-V PFM - PWM Step-Up DC - DC Converter With 2.0-A Switch

#### **Features**

- 2.3-V to 6.0-V Input Voltage Range
- 18.5-V Boost Converter With 2.0-A Switch Current
- 1.2-MHz Switching Frequency
- Power Save Mode for Improved Efficiency at Low-Output Power or Forced PWM
- Adjustable Soft-Start
- Thermal Shutdown
- Undervoltage Lockout
- 10-Pin VSON Package

# **Applications**

- Handheld Devices
- **GPS** Receivers
- Digital Still Cameras
- Portable Applications
- **DSL Modems**
- **PCMCIA Cards**
- **TFT LCD Bias Supply**

# 3 Description

The TPS61086 device is a high-frequency, highefficiency DC-to-DC converter with an integrated 2.0-A,  $0.13-\Omega$  power switch capable of providing an output voltage up to 18.5 V. The implemented boost converter is based on a fixed frequency of 1.2-MHz, pulse-width-modulation (PWM) controller that allows the use of small external inductors and capacitors and provides fast transient response.


At light-load, the device can operate in Power Save Mode with pulse-frequency-modulation (PFM) to improve the efficiency while keeping a low-output voltage ripple. For very noise-sensitive applications, the device can be forced to PWM Mode operation over the entire load range by pulling the MODE pin high. The external compensation allows optimizing the application for specific conditions. A capacitor connected to the soft-start pin minimizes inrush current at start-up.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61086	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	9
2	Applications 1	8	Application and Implementation	10
3	Description 1		8.1 Application Information	10
4	Revision History2		8.2 Typical Applications	10
5	Pin Configuration and Functions		8.3 System Examples	18
6	Specifications4	9	Power Supply Recommendations	21
٠	6.1 Absolute Maximum Ratings	10	Layout	21
	6.2 ESD Ratings		10.1 Layout Guidelines	21
	6.3 Recommended Operating Conditions		10.2 Layout Example	21
	6.4 Thermal Information	11	Device and Documentation Support	22
	6.5 Electrical Characteristics		11.1 Community Resources	22
	6.6 Typical Characteristics		11.2 Trademarks	22
7	Detailed Description 8		11.3 Electrostatic Discharge Caution	22
•	7.1 Overview		11.4 Glossary	22
	7.2 Functional Block Diagram 8	12	Mechanical, Packaging, and Orderable	22
	7.3 Feature Description 8			


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision A (June 2015) to Revision B	Page
•	Changed "FREQ" to "MODE" in Absolute Maximum Ratings table	4
•	Changed "mA" to "A" in X-axis label for Figure 4	6
•	Changed V <sub>S</sub> from "12V/50 mA" to "12V/500 mA" in Figure 7.	10
C	Changes from Original (August 2009) to Revision A	Page
<u>c</u>	Changes from Original (August 2009) to Revision A  Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Function Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device Punction Modes, Application and Implementation section, Power Supply Recommendations	
-	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Function	onal ice



# 5 Pin Configuration and Functions



**Pin Functions** 

	1 III T GIOCIONO						
PIN		1/0	DESCRIPTION				
NAME	NO.	10	DESCRIPTION				
COMP	1	I/O	Compensation pin				
FB	2	I	Feedback pin				
EN	3	I	Shutdown control input. Connect this pin to logic high level to enable the device				
ACND	4		Angles was and				
AGND	Thermal Pad	_	Analog ground				
PGND	5	_	Power ground				
0)4/	6		Out the site				
SW	7	_	Switch pin				
IN	8	_	Input supply pin				
MODE	9	I	Operating mode selection pin. MODE = 'high' for forced PWM operation. MODE = 'low' for PFM operation				
SS	10	_	Soft-start control pin. Connect a capacitor to this pin if soft-start needed. Open = no soft-start				



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Input voltage IN <sup>(2)</sup>	-0.3	7	٧
Voltage on pins EN, FB, SS, MODE, COMP	-0.3	7	٧
Voltage on pin SW	-0.3	20	٧
Operating junction temperature	-40	150	°C
Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to network ground terminal.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V
		Machine Model	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

# 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{\text{IN}}$	Input voltage	2.3	6	V
$V_S$	Boost output voltage	V <sub>IN</sub> + 0.5	18.5	V
$T_A$	Operating free-air temperature	-40	85	°C
$T_J$	Operating junction temperature	-40	125	°C

#### 6.4 Thermal Information

		TPS61086		
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	UNIT	
		10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	54.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	29.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	2.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	29.8	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.6	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



# 6.5 Electrical Characteristics

 $V_{IN}$  = 3.3 V, EN = IN,  $V_{S}$  = 12 V,  $T_{A}$  = -40°C to 85°C, typical values are at  $T_{A}$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					·	
V <sub>IN</sub>	Input voltage range		2.3		6	٧
lq	Operating quiescent current into IN	Device not switching, V <sub>FB</sub> = 1.3 V		75	100	μΑ
I <sub>SDVIN</sub>	Shutdown current into IN	EN = GND			1	μΑ
V <sub>UVLO</sub>	Undervoltage lockout threshold	V <sub>IN</sub> falling			2.2	V
		V <sub>IN</sub> rising			2.3	V
$\Gamma_{SD}$	Thermal shutdown	Temperature rising		150		°C
T <sub>SDHYS</sub>	Thermal shutdown hysteresis			14		°C
LOGIC SIG	NALS EN, FREQ					
V <sub>IH</sub>	High level input voltage	V <sub>IN</sub> = 2.3 V to 6 V	2			V
V <sub>IL</sub>	Low level input voltage	V <sub>IN</sub> = 2.3 V to 6 V			0.5	V
I <sub>INLEAK</sub>	Input leakage current	EN = GND			0.1	μΑ
BOOST CO	NVERTER					
V <sub>S</sub>	Boost output voltage		$V_{IN} + 0.5$		18.5	V
V <sub>FB</sub>	Feedback regulation voltage		1.23	1.238	1.246	V
gm	Transconductance error amplifier			107		μA/V
I <sub>FB</sub>	Feedback input bias current	V <sub>FB</sub> = 1.238 V			0.1	μΑ
r <sub>DS(on)</sub>	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 5 \text{ V}, I_{SW} = \text{current}$ limit		0.13	0.2	Ω
		$V_{IN} = V_{GS} = 3.3 \text{ V}, I_{SW} = \text{current}$ limit		0.16	0.23	12
SWLEAK	SW leakage current	EN = GND, V <sub>SW</sub> = 6 V			10	μΑ
LIM	N-channel MOSFET current limit		2	2.6	3.2	Α
SS	Soft-start current	V <sub>SS</sub> = 1.238 V	7	10	13	μA
S	Oscillator frequency		0.9	1.2	1.5	MHz
	Line regulation	V <sub>IN</sub> = 2.3 V to 6 V, I <sub>OUT</sub> = 10 mA		0.0002		%/V
	Load regulation	V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = 1 mA to 400 mA		0.11		%/A




# 6.6 Typical Characteristics

The typical characteristics are measured with the inductor CDRH6D12 3.3 µH from Sumida and the rectifier diode SL22.

Table 1. Table of Graphs


			FIGURE
η	Efficiency vs Load current- PFM	$V_{IN} = 3.3 \text{ V}, V_{S} = 9 \text{ V}, 12 \text{ V}, 15 \text{ V}$	Figure 1
η	Efficiencyvs Load current - Forced PWM	$V_{IN} = 3.3 \text{ V}, V_{S} = 9 \text{ V}, 12 \text{ V}, 15 \text{ V}$	Figure 2
I <sub>out(max)</sub>	Maximum output current		Figure 3
f <sub>S</sub>	Switching frequency - Forced PWM	vs Load current, $V_{IN} = 3.3 \text{ V}$ , $V_{S} = 12 \text{ V}$	Figure 4
f <sub>S</sub>	Switching frequency - Forced PWM	vs Supply voltage, V <sub>S</sub> = 12 V, I <sub>out</sub> = 200 mA	Figure 5
1	Supply current	vs Supply voltage, $V_{IN}$ = 3.3 V, $V_{S}$ = 12 V	Figure 6



100 90 80 70 = 15 V Efficiency - % 60 50 40 30 FREQ = VIN 20 V<sub>IN</sub> = 3.3 V L = 3.3 µH 10 0 L 100 I<sub>O</sub> - Output Current - mA

Figure 1. PFM Mode Efficiency vs Output Current

Figure 2. Force PWM Mode Efficiency vs Output Current







Figure 3. Output Current vs Supply Voltage Figure 4. Frequency vs Load Current

Submit Documentation Feedback





Submit Documentation Feedback




# 7 Detailed Description

#### 7.1 Overview

The boost converter is designed for output voltages up to 18.5 V with a switch peak current limit of 2.0 A minimum. The device, which operates in a current mode scheme with quasi-constant frequency, is externally compensated for maximum flexibility and stability. The switching frequency is fixed to 1.2 MHz and the minimum input voltage is 2.3 V. To limit the inrush current at start-up a soft-start pin is available.

TPS61086 boost converter's novel topology using adaptive OFF-time provides superior load and line transient responses and operates also over a wider range of applications than conventional converters.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Soft-Start

The boost converter has an adjustable soft-start to prevent high inrush current during start-up. To minimize the inrush current during start-up an external capacitor, connected to the soft-start pin SS and charged with a constant current, is used to slowly ramp up the internal current limit of the boost converter. When the EN pin is pulled high, the soft-start capacitor  $C_{SS}$  is immediately charged to 0.3 V. The capacitor is then charged at a constant current of 10  $\mu$ A typically until the output of the boost converter  $V_S$  has reached its Power Good threshold (90% of  $V_S$  nominal value). During this time, the SS voltage directly controls the peak inductor current, starting with 0 A at  $V_{SS} = 0.3$  V up to the full current limit at  $V_{SS} \approx 800$  mV. The maximum load current is available after the soft-start is completed. The larger the capacitor the slower the ramp of the current limit and the longer the soft-start time. A 100 nF capacitor is usually sufficient for most of the applications. When the EN pin is pulled low, the soft-start capacitor is discharged to ground.



# **Feature Description (continued)**

### 7.3.2 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages an undervoltage lockout is included that disables the device, if the input voltage falls below 2.2 V.

#### 7.3.3 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered the device stops switching until the junction temperature falls below typically 136°C. Then the device starts switching again.

### 7.3.4 Overvoltage Prevention

If overvoltage is detected on the FB pin (typically 3% above the nominal value of 1.238 V) the part stops switching immediately until the voltage on this pin drops to its nominal value. This prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

#### 7.4 Device Functional Modes

#### 7.4.1 Power Save Mode

Connecting the MODE pin to GND (or any low logic level) enables the Power Save Mode operation. The converter operates in quasi fixed frequency PWM (Pulse Width Modulation) mode at moderate to heavy load and in the PFM (Pulse Frequency Modulation) mode during light loads, which maintains high efficiency over a wide load current range.

In PFM mode the converter is skipping switch pulses. However, within a PFM pulse, the switching frequency is still fixed to 1.2 MHz typically and the duty cycle determined by the input and output voltage. Therefore, the inductor peak current will remain constant for a defined application. With an increasing output load current, the PFM pulses become closer and closer (the PFM mode frequency gets higher) until no pulse is skipped anymore: the device operates then in CCM (Continuous Conduction Mode) with normal PWM mode.

The PFM mode frequency (between each PFM pulse) depends on the load current, the external components like the inductor or the output capacitor values as well as the output voltage. The device enters Power Save Mode as the inductor peak current falls below a 0.6A typically and switches until  $V_S$  is 1% higher than its nominal value. The converter stops switching when  $V_S = V_S + 0.5\%$ . The output voltage will thenrefore oscillate between 0.5% and 1% more than its nominal value which will provide excellent transient response to sudden load change, since the output voltage drop will be reduced due to this slight positive offset (see Figure 12).

#### 7.4.2 Forced PWM Mode

Pulling the MODE pin high forces the converter to operate in a continuous PWM mode evan at light load currents. The advantage is that the converter operates with a quai constant frequency that allows simple filtering of the swithcing frequency for noise-sensitive applications. In this mode and at light load, the efficiency is lower compared to the Power Save Mode.

For additional flexibility, it is possible to switch from Power Save Mode to Forced PWM Mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS61086 is designed for output voltages up to 18.5 V with a switch peak current limit of 2.0 A minimum. The device, which operates in a current mode scheme with quasi-constant frequency, is externally compensated for maximum flexibility and stability. The switching frequency is fixed to 1.2 MHz and the minimum input voltage is 2.3 V. To limit the inrush current at start-up, a soft-start pin is available.

TPS61086 boost converter's novel topology using adaptive off-time provides superior load and line transient responses and operates also over a wider range of applications than conventional converters.

### 8.2 Typical Applications

#### 8.2.1 3.3-V to 12-V Boost Converter With PFM Mode at Light Load




Figure 7. Typical Application, 3.3 V to 12 V (PFM Mode)

#### 8.2.1.1 Design Requirements

For this example, the design parameters are listed in Table 2.

**Table 2. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage	3.3 V ± 20%
Output Voltage	12 V
Output Current	500 mA
Operation Mode at Light Load	PFM



### 8.2.1.2 Detailed Design Procedure

The first step in the design procedure is to verify that the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to estimate the converter efficiency, by taking the efficiency numbers from the provided efficiency curves or to use a worst case assumption for the expected efficiency, for example, 90%.

1. Duty cycle, D:

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_S} \tag{1}$$

2. Maximum output current,  $I_{out(max)}$ :

$$I_{out(\text{max})} = \left(I_{LIM(\text{min})} - \frac{\Delta I_L}{2}\right) \cdot (1 - D)$$
(2)

3. Peak switch current in application,  $I_{swpeak}$ :

$$I_{swpeak} = \frac{\Delta I_L}{2} + \frac{I_{out}}{1 - D} \tag{3}$$

with the inductor peak-to-peak ripple current,  $\Delta I_{I}$ 

$$\Delta I_L = \frac{V_{IN} \cdot D}{f_S \cdot L}$$

where

- V<sub>IN</sub> is Minimum input voltage.
- *V*<sub>S</sub> is Output voltage.
- $I_{LIM(min)}$  is Converter switch current limit (minimum switch current limit = 2.0 A).
- $f_S$  is Converter switching frequency (typically 1.2 MHz).
- L is Selected inductor value.
- η is Estimated converter efficiency (please use the number from the efficiency plots or 90% as an estimation.

(4)

The peak switch current is the steady-state peak switch current that the integrated switch, inductor and external Schottky diode has to be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is the highest.

### 8.2.1.2.1 Inductor Selection

The TPS61086 is designed to work with a wide range of inductors. The main parameter for the inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated in the *Detailed Design Procedure* section with additional margin to cover for heavy load transients. An alternative, more conservative, is to choose an inductor with a saturation current at least as high as the maximum switch current limit of 3.2 A. The other important parameter is the inductor DC resistance. Usually the lower the DC resistance the higher the efficiency.

#### **NOTE**

The inductor DC resistance is not the only parameter determining the efficiency. Especially for a boost converter where the inductor is the energy storage element, the type and core material of the inductor influences the efficiency as well.

Usually an inductor with a larger form factor gives higher efficiency. The efficiency difference between different inductors can vary between 2% to 10%. For the TPS61086, inductor values between 3  $\mu$ H and 6  $\mu$ H are a good choice. Possible inductors are shown in Table 3.

Typically, TI recommends that the inductor current ripple is below 35% of the average inductor current. The following equation can therefore be used to calculate the inductor value, L:



$$L = \left(\frac{V_{IN}}{V_S}\right)^2 \cdot \left(\frac{V_S - V_{IN}}{I_{out} \cdot f_S}\right) \cdot \left(\frac{\eta}{0.35}\right)$$

#### where

- *V<sub>IN</sub>* is Minimum input voltage.
- $V_S$  is Output voltage.
- *I<sub>out</sub>* is Maximum output current in the application.
- $f_S$  is Converter switching frequency (typically 1.2 MHz).
- $\eta$  is Estimated converter efficiency (please use the number from the efficiency plots or 90% as an estimation.

(5)

**Table 3. Inductor Selection** 

L (µH)	SUPPLIER	COMPONENT CODE	SIZE (L×W×H mm)	DCR TYP (mΩ)	I <sub>sat</sub> (A)
3.3	Sumida	CDH38D09	4 x 4 x 1	240	1.25
4.7	Sumida	CDPH36D13	5 x 5 x 1.5	155	1.36
3.3	Sumida	CDPH4D19F	5.2 x 5.2 x 2	33	1.5
3.3	Sumida	CDRH6D12	6.7 x 6.7 x 1.5	62	2.2
4.7	Würth Elektronik	7447785004	5.9 x 6.2 x 3.3	60	2.5
5	Coilcraft	MSS7341	7.3 x 7.3 x 4.1	24	2.9

#### 8.2.1.2.2 Rectifier Diode Selection

To achieve high efficiency a Schottky type should be used for the rectifier diode. The reverse voltage rating should be higher than the maximum output voltage of the converter. The averaged rectified forward current  $I_{avg}$ , the Schottky diode needs to be rated for, is equal to the output current  $I_{out}$ :

$$I_{avg} = I_{out} \tag{6}$$

Usually a Schottky diode with 1-A maximum average rectified forward current rating is sufficient for most applications. The Schottky rectifier can be selected with lower forward current capability depending on the output current  $I_{out}$  but has to be able to dissipate the power. The dissipated power,  $P_D$ , is the average rectified forward current times the diode forward voltage,  $V_{forward}$ .

$$P_D = I_{avg} \cdot V_{forward} \tag{7}$$

Typically the diode should be able to dissipate around 500 mW depending on the load current and forward voltage.

**Table 4. Rectifier Diode Selection** 

CURRENT RATING I <sub>avg</sub>	<b>V</b> <sub>r</sub>	V <sub>forward</sub> /I <sub>avg</sub>	SUPPLIER	COMPONENT CODE	PACKAGE TYPE
750 mA	20 V	0.425 V / 1 A	Fairchild Semiconductor	FYV0704S	SOT 23
1 A	20 V	0.39 V / 1 A	NXP	PMEG2010AEH	SOD 123
1 A	20 V	0.5 V / 1 A	Vishay Semiconductor	SS12	SMA
1 A	20 V	0.44 V / 1 A	Vishay Semiconductor	MSS1P2L	Âμ -SMP
2 A	20 V	0.44 V / 2 A	Vishay Semiconductor	SL22	SMB



#### 8.2.1.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider. Typically, a minimum current of 50 µA flowing through the feedback divider gives good accuracy and noise covering. A standard low side resistor of 18 k $\Omega$  is typically selected. The resistors are then calculated as:

$$R2 = \frac{V_{FB}}{70\mu A} \approx 18k\Omega \qquad R1 = R2 \cdot \left(\frac{V_s}{V_{FB}} - 1\right)$$

$$V_{FB} = 1.238V$$

$$R1 = R2 \cdot \left(\frac{V_s}{V_{FB}} - 1\right)$$

$$V_{FB} = \frac{V_s}{V_{FB}} \approx 18k\Omega$$

$$V_{FB} = 1.238V$$

$$(8)$$

#### 8.2.1.2.4 Compensation (COMP)

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier.

Standard values of  $R_{COMP} = 16 \text{ k}\Omega$  and  $C_{COMP} = 2.7 \text{ nF}$  will work for the majority of the applications.

Please refer to Table 5 for dedicated compensation networks giving an improved load transient response. The following equations can be used to calculate  $R_{COMP}$  and  $C_{COMP}$ :

$$R_{COMP} = \frac{110 \cdot V_{IN} \cdot V_S \cdot C_{out}}{L \cdot I_{out}}$$
  $C_{COMP} = \frac{V_S \cdot C_{out}}{7.5 \cdot I_{out} \cdot R_{COMP}}$ 

where

- $V_{IN}$  is Minimum input voltage.
- V<sub>S</sub> is Output voltage.
- *C<sub>out</sub>* is Output capacitance.
- L is Inductor value, for example, 3.3 μH or 4.7 μH.
- *I<sub>out</sub>* is Maximum output current in the application.

(9)

Make sure that  $R_{COMP} < 120 \text{ k}\Omega$  and  $C_{COMP} > 820 \text{ pF}$ , independent of the results of the above formulas.

Table 5. Recommended Compensation Network Values at High/Low Frequency

L	Vs	V <sub>IN</sub> ± 20%	R <sub>COMP</sub>	C <sub>COMP</sub>
	15 V	5 V	100 kΩ	820 pF
	15 V	3.3 V	91 kΩ	1.2 nF
3.3 µH	12 V	5 V	68 kΩ	820 pF
3.3 μπ	12 V	3.3 V	68 kΩ	1.2 nF
	9 V	5 V	39 kΩ	820 pF
		3.3 V	39 kΩ	1.2 nF

Table 5 gives conservative  $R_{COMP}$  and  $C_{COMP}$  values for certain inductors, input and output voltages providing a very stable system. For a faster response time, a higher  $R_{COMP}$  value can be used to enlarge the bandwidth, as well as a slightly lower value of  $C_{COMP}$  to keep enough phase margin. These adjustments should be performed in parallel with the load transient response monitoring of TPS61086.

#### 8.2.1.2.5 Input Capacitor Selection

For good input voltage filtering low-ESR ceramic capacitors are recommended. TPS61086 has an analog input IN. Therefore, a 1-µF bypass is highly recommended as close as possible to the IC from IN to GND.

One 10-µF ceramic input capacitors are sufficient for most of the applications. For better input voltage filtering this value can be increased. Refer to Table 6 and typical applications for input capacitor recommendation

(10)



### 8.2.1.2.6 Output Capacitor Selection

For best output voltage filtering a low-ESR output capacitor like ceramic capcaitor is recommended. Two to four 10-µF ceramic output capacitors (or two 22 µF) work for most of the applications. Higher capacitor values can be used to improve the load transient response. Refer to Table 6 for the selection of the output capacitor.

Table 6. Rectifier Input and Output Capacitor Selection

	CAPACITOR/SI ZE	VOLTAGE RATING	SUPPLIER	COMPONENT CODE
C <sub>IN</sub>	22 µF/1206	16 V	Taiyo Yuden	EMK316 BJ 226ML
IN bypass	1 µF/0603	16 V	Taiyo Yuden	EMK107 BJ 105KA
C <sub>OUT</sub>	10 μF/1206	25 V	Taiyo Yuden	TMK316 BJ 106KL

To calculate the output voltage ripple, the following equation can be used:

$$\Delta V_{C} = \frac{V_{S} - V_{IN}}{V_{S} \cdot f_{S}} \cdot \frac{I_{out}}{C_{out}} \qquad \qquad \Delta V_{C\_ESR} = I_{L(peak)} \cdot R_{C\_ESR}$$


$$\Delta V_{C\_ESR} = I_{L(peak)} \cdot R_{C\_ESR}$$

#### where


- $\Delta V_C$  is Output voltage ripple dependent on output capacitance, output current and switching frequency.
- $V_{\rm S}$  is Output voltage.
- $V_{IN}$  is Minimum input voltage of boost converter.
- $f_{\rm S}$  is Converter switching frequency (typically 1.2 MHz).
- *I<sub>out</sub>* is Output capacitance.
- $\Delta V_{C ESR}$  is Output voltage ripple due to output capacitors ESR (equivalent series resistance).
- $I_{SWPEAK}$  is Inductor peak switch current in the application.
- $R_{C.ESR}$  is Output capacitors equivalent series resistance (ESR).

ΔV<sub>C ESR</sub> can be neglected in many cases since ceramic capacitors provide very low ESR.

# 8.2.1.3 Application Curves









# 8.2.2 3.3-V to 12-V Boost Converter With Forced PWM Mode at Light Load




Figure 15. Typical Application, 3.3 V to 12 V (Force PWM Mode)

### 8.2.2.1 Design Requirements

For this example, the design parameters are listed in Table 7.

**Table 7. Design Parameters** 


DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage	3.3 V ± 20%
Output Voltage	12 V
Output Current	500 mA
Operation Mode at Light Load	Forced PWM



### 8.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure in the 3.3-V to 12-V Boost Converter With PFM Mode at Light Load section.

# 8.2.2.3 Application Curves



Product Folder Links: TPS61086

Submit Documentation Feedback

### 8.3 System Examples




Figure 20. Typical Application 5 V to 15 V (Force PWM Mode) for TFT LCD With External Charge Pumps (VGH, VGL)




Figure 21. Typical Application With External Load Disconnect Switch



# **System Examples (continued)**




Figure 22. Typical Application, 3.3 V to 15 V (PFM Mode) With Overvoltage Protection




Figure 23. Simple Application (3.3-V Input Voltage - Forced PWM Mode) for wLED Supply (3S3P) (With Optional Clamping Zener Diode)

### System Examples (continued)




Figure 24. Simple Application (3.3-V Input Voltage - Forced PWM Mode) for wLED Supply (3S3P) With Adjustable Brightness Control Using a PWM Signal on the Enable Pin (With Optional Clamping Zener Diode)




Figure 25. Simple Application (3.3-V Input Voltage - Forced PWM Mode) for wLED Supply (3S3P) With Adjustable Brightness Control Using an Analog Signal on the Feedback Pin (With Optional Clamping Zener Diode)

Submit Documentation Feedback



# 9 Power Supply Recommendations

The TPS61086 is designed to operate from an input voltage supply range between 2.3 V and 6.0 V. The power supply to the TPS61086 needs to have a current rating according to the supply voltage, output voltage, and output current of the TPS61086.

# 10 Layout

# 10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground connecting to the PGND terminal and a different one for control ground connecting to the AGND terminal to minimize the effects of ground noise. Connect these ground nodes at the PGND terminal of the IC. The most critical current path for all boost converters is from the switching FET, through the rectifier diode, then the output capacitors, and back to ground of the switching FET. Therefore, the output capacitors and their traces should be placed on the same board layer as the IC and as close as possible between the IC's SW and PGND terminal.

### 10.2 Layout Example




Figure 26. TPS61086 Layout Example



# 11 Device and Documentation Support

# 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS61086DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PSRI	Samples
TPS61086DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PSRI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Oct-2017

# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61086DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61086DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 6-Oct-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61086DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS61086DRCT	VSON	DRC	10	250	205.0	200.0	33.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated