



# TPS54116-Q1 2.95-V to 6-V Input, 4-A Step-Down Converter and 1-A Source/Sink DDR Termination Regulator

## 1 Features

- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- Single-chip DDR2, DDR3 and DDR3L Memory Power Solution
- 4-A Synchronous Buck Converter
  - Integrated 33-mΩ High-side and 25-mΩ Low-side MOSFETs
  - Fixed Frequency Current-mode Control
  - Adjustable Frequency from 100 kHz to 2.5 MHz
  - Synchronizable to an External Clock
  - 0.6-V  $\pm 1\%$  Voltage Reference Over Temperature
  - Adjustable Cycle-by-Cycle Peak Current Limit
  - Monotonic Start-up Into Pre-biased Outputs
- 1-A Source/Sink Termination LDO with  $\pm 20$ -mV DC Accuracy
  - Stable with  $2 \times 10$ -μF MLCC Capacitor
  - 10-mA Source/Sink Buffered Reference Output Regulated to Within 49% to 51% of VDDQ
- Independent Enable Pins with Adjustable UVLO and Hysteresis
- Thermal Shutdown
- –40°C to 150°C Operating  $T_J$
- 24-pin, 4-mm x 4-mm WQFN Package

## 2 Applications

- DDR2, DDR3, DDR3L, and DDR4 Memory Power Supplies in Embedded Computing Systems
- SSTL\_18, SSTL\_15, SSTL\_135, SSTL\_12 and HSTL Termination
- Infotainment and Cluster
- Advanced Driver Assistance Systems (ADAS)

## 3 Description

The TPS54116-Q1 device is a full featured 6-V, 4-A, synchronous step down converter with two integrated MOSFETs and 1-A sink/source double data rate (DDR) VTT termination regulator with VTTREF buffered reference output.

The TPS54116-Q1 buck regulator minimizes solution size by integrating the MOSFETs and reducing inductor size with up to 2.5-MHz switching frequency. The switching frequency can be set above the medium wave radio band for noise sensitive applications and is synchronizable to an external clock. Synchronous rectification keeps the frequency fixed across the entire output load range. Efficiency is maximized through integrated 25-mΩ low-side and 33-mΩ high-side MOSFETs. Cycle-by-cycle peak current limit protects the device during an overcurrent condition and is adjustable with a resistor at the ILIM pin to optimize for smaller inductors.

The VTT termination regulator maintains fast transient response with only  $2 \times 10$ -μF ceramic output capacitance reducing external component count. The TPS54116-Q1 uses remote sensing of VTT for best regulation.

Using the enable pins to enter a shutdown mode reduces supply current to 1-μA. Under voltage lockout thresholds can be set with a resistor network on either enable pin. The VTT and VTTREF outputs are discharged when disabled with ENLDO.


Full integration minimizes the IC footprint with a small 4 mm x 4 mm thermally enhanced WQFN package.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS54116-Q1	WQFN (24)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>23</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>24</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	<b>24</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application .....	<b>25</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>34</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>34</b>
6.1 Absolute Maximum Ratings .....	4	10.1 Layout Guidelines .....	34
6.2 ESD Ratings .....	4	10.2 Layout Example .....	35
6.3 Recommended Operating Conditions.....	5	<b>11 Device and Documentation Support</b> .....	<b>36</b>
6.4 Thermal Information .....	5	11.1 Receiving Notification of Documentation Updates .....	36
6.5 Electrical Characteristics.....	5	11.2 Community Resources.....	36
6.6 Typical Characteristics .....	8	11.3 Trademarks .....	36
<b>7 Detailed Description</b> .....	<b>15</b>	11.4 Electrostatic Discharge Caution.....	36
7.1 Overview .....	15	11.5 Glossary .....	36
7.2 Functional Block Diagram .....	16	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>36</b>
7.3 Feature Description.....	17		

## 4 Revision History

Changes from Revision A (August 2016) to Revision B	Page
• Changed text From: "double date rate (DDR)" To: "double data rate (DDR)" in the <a href="#">Description</a> .....	1

Changes from Original (August 2016) to Revision A	Page
• Changed pin 18 From: RT/CLK To: RT/SYNC in the <i>Pin Functions</i> table .....	4
• Changed $R_{(RT/CLK)}$ To: $R_{(RT/SYNC)}$ in <a href="#">Figure 16</a> and <a href="#">Figure 17</a> .....	9
• Changed "The RT/CLK is typically 0.5 V.." To: "The RT/SYNC is typically 0.5 V.." in <a href="#">Constant Switching Frequency and Timing Resistor (RT/SYNC)</a> .....	20

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
SW	1, 23, 24	O	Switching node of the buck converter.
BOOT	2	I	Bootstrap capacitor node for high-side MOSFET gate driver of the buck converter. Connect the bootstrap capacitor from this pin to the SW pin.
AVIN	3	I	The input supply pin to the IC, powering the control circuits of both the buck converter and DDR termination regulator. Connect AVIN to a supply voltage between 2.95 V and 6 V.
ENSW	4	I	Buck converter enable pin with internal pull-up current source. Floating this pin will enable the IC. Pull below 1.17 V to enter low current standby mode. Pull below 0.4 V to enter shutdown mode. The ENSW pin can be used to implement adjustable under-voltage lockout (UVLO) using two resistors.
ENLDO	5	I	VTT LDO enable pin with internal pull-up current source. Floating this pin will enable the IC. Pull below 1.17 V to enter low current standby mode. Pull below 0.4 V to enter shutdown mode. The ENLDO pin can be used to implement adjustable under-voltage lockout (UVLO) using two resistors.
PGOOD	6	O	Power good indicator for the buck regulator. This pin is an open-drain output. A 10-kΩ pull-up resistor is recommended between PGOOD and AVIN or an external logic supply pin.
VDDQSNS	7	I	VDDQ sense input to generate VDDQ/2 reference for VTTREF.
LDOIN	8	I	Power supply input for VTT LDO. Connected VDDQ in typical application. Alternatively this pin can be used for split-rail configuration to reduce power dissipation when sourcing current to the VTT output by powering the VTT LDO with a lower voltage.
VTT	9	O	1-A LDO output. Connect 2 x 10-μF ceramic capacitors to VTTGND for stability.
VTTGND	10	I	Power ground for VTT LDO.
VTTSNS	11	I	VTT LDO voltage feedback.
VTTREF	12	O	Buffered low-noise VTT reference output. Connect to a 0.22 μF or larger ceramic capacitor to AGND for stability.
ILIM	13	I	Programmable current limit pin. An internal amplifier holds this pin at a fixed voltage then sets the high-side MOSFET peak current limit based on the value of an external resistor to AGND.
AGND	14	I	Analog signal ground of the IC. AGND should be connected to PGND via a single point on the PCB, typically to the thermal pad.

### Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
FB	15	I	Error amplifier inverting input and feedback pin for voltage regulation of the buck converter. Connect this pin to the center of a resistor divider to set the output voltage of the buck converter. The resistor divider should go from the regulated output voltage to AGND.
COMP	16	I	Output of the internal transconductance error amplifier for the buck converter. The feedback loop compensation network is connected from this pin to AGND.
SS/TRK	17	I	Soft-start programming pin. A capacitor between the SS/TRK pin and AGND pin sets soft-start time. The voltage on this pin overrides the internal reference allowing it to be used for tracking and sequencing.
RT/SYNC	18	I	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to AGND to set the switching frequency. If the pin is pulled above the upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.
PGND	19, 20	I	Power ground of the buck regulator. PGND should be connected to AGND via a single point on PCB board, typically to the thermal pad.
PVIN	21, 22	I	The input supply pin for power MOSFETs. Connect PVIN to a supply voltage between 2.95 V and 6 V.
PAD		–	The exposed thermal pad must be electrically connected to AGND and PGND on the printed circuit board for proper operation. Connect to the largest possible copper area for best thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage Range	PVIN, AVIN, ENSW, ENLDO, PGOOD	-0.3	7	V
	FB, COMP, SS/TRK, ILIM	-0.3	3	V
	RT/SYNC	-0.3	6	V
	BOOT with respect to SW	-0.3	7	V
	LDOIN, VTTSNS, VDDQSNS	-0.3	3.6	V
	SW	-0.6	7	V
	SW, 10-ns transient	-4	10	V
	VTT, VTTREF	-0.3	3.6	V
Current Range	RT/SYNC	-100	100	μA
	PGOOD	-5	5	mA
Operating junction temperature		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{(AVIN)}, V_{(PVIN)}$	Input voltage	2.95	6	V
$V_{OUT}$	Buck output voltage	0.6	4.5	V
$I_{OUT}$	Buck output current	0	4	A
$V_{(VDDQSNS)}$	VDDQSNS input voltage	1	3.5	V
$V_{(LDOIN)}$	LDOIN input voltage	$V_{TT} + V_{DO}$	3.5	V
$V_{(VTT)}, V_{(VTTREF)}$	VTT and VTTREF output voltage	0.5	3.5	V

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS54116-Q1	UNIT
		RTW (WQFN)	
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	14.3	
$\psi_{JT}$	Junction-to-top characterization parameter	0.4	
$\psi_{JB}$	Junction-to-board characterization parameter	14.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.6	

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics

TJ = -40°C to 150°C, AVIN = PVIN = 2.95 V to 6 V, VLDOIN = VDDQSNS (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (AVIN and PVIN PINS)</b>					
AVIN and PVIN operating		2.95		6	V
AVIN internal UVLO threshold	AVIN rising		2.7	2.8	V
AVIN internal UVLO hysteresis			0.05	0.12	V
Iq shutdown	$V_{(ENSW)} = V_{(ENLDO)} = 0\text{ V}$ , $V_{(VDDQSNS)} = 1.8\text{ V}$ , TJ = 25°C		1	3.5	μA
Iq operating — LDO and buck enabled	$V_{(ENSW)} = V_{(ENLDO)} = V_{(AVIN)} = 5\text{ V}$ , $V_{(FB)} = 0.7\text{ V}$ , $V_{(VDDQSNS)} = 1.8\text{ V}$ , TJ = 25°C		650	800	μA
Iq operating — LDO enabled, buck disabled	$V_{(ENLDO)} = V_{(AVIN)} = 5\text{ V}$ , $V_{(ENSW)} = 0\text{ V}$ , $V_{(VDDQSNS)} = 1.8\text{ V}$ , TJ = 25°C		190	300	μA
Iq operating — LDO disabled, buck enabled	$V_{(ENSW)} = V_{(AVIN)} = 5\text{ V}$ , $V_{(ENLDO)} = 0\text{ V}$ , $V_{(FB)} = 0.7\text{ V}$ , $V_{(VDDQSNS)} = 1.8\text{ V}$ , TJ = 25°C		570	700	μA
<b>ENABLE (ENSW and ENLDO PINS)</b>					
$V_{ENRISING}$	ENLDO rising threshold	ENLDO voltage ramping up	1.20		V
$V_{ENFALLING}$	ENLDO falling threshold	ENLDO voltage ramping down	1.17		
	ENLDO input current above voltage threshold	$V_{(ENLDO)} = \text{Enable threshold} + 50\text{ mV}$	-4.4		
$I_p$	ENLDO input current below voltage threshold	$V_{(ENLDO)} = \text{Enable threshold} - 50\text{ mV}$	-1.7		μA
$I_h$	ENLDO hysteresis current		-2.7		
$V_{ENRISING}$	ENSW rising threshold	ENSW voltage ramping up	1.20		V
$V_{ENFALLING}$	ENSW falling threshold	ENSW voltage ramping down	1.17		
	ENSW input current above voltage threshold	$V_{(ENSW)} = \text{Enable threshold} + 50\text{ mV}$	-4.4		
$I_p$	ENSW input current below voltage threshold	$V_{(ENSW)} = \text{Enable threshold} - 50\text{ mV}$	-1.7		μA
$I_h$	ENSW hysteresis current		-2.7		
	Input current above voltage threshold with ENLDO and ENSW connected	$V_{(ENLDO)} = V_{(ENSW)} = \text{Enable threshold} + 50\text{ mV}$	-8.5		

## Electrical Characteristics (continued)

TJ = -40°C to 150°C, AVIN = PVIN = 2.95 V to 6 V, VLDOIN = VDDQSNS (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input current below voltage threshold with ENLDO and ENSW connected	$V_{(ENLDO)} = V_{(ENSW)} = \text{Enable threshold} - 50 \text{ mV}$		-3.4		$\mu\text{A}$
Hysteresis current with ENLDO and ENSW connected			-5.1		$\mu\text{A}$
<b>VOLTAGE REFERENCE AND ERROR AMPLIFIER (FB AND COMP PINS)</b>					
VREF Voltage Reference		0.594	0.6	0.606	V
FB pin input current			7		nA
gmEA Error Amp transconductance (gm)	$-2 \mu\text{A} < I_{(COMP)} < 2 \mu\text{A}$ , $V_{(COMP)} = 1 \text{ V}$		260	360	$\mu\text{S}$
Error Amp source/sink	$V_{(COMP)} = 1 \text{ V}$ , $V_{(FB)} = 100 \text{ mV overdrive}$		22		$\mu\text{A}$
<b>MOSFETS AND POWER STAGE (SW AND BOOT PINS)</b>					
High side switch resistance	$V_{(BOOT-SW)} = 5 \text{ V}$		33	66	m $\Omega$
	$V_{(BOOT-SW)} = 3.3 \text{ V}$		42	84	
Low side switch resistance	$V_{(PVIN)} = 5 \text{ V}$		25	50	m $\Omega$
	$V_{(PVIN)} = 3.3 \text{ V}$		30	60	
BOOT-SW UVLO	$V_{(PVIN)} = 2.95 \text{ V}$		2.2		V
High-side FET current limit	$V_{(PVIN)} = 6 \text{ V}$ , $R_{(ILIM)} = 100\text{k}$	5.2	6.6	8.2	A
High-side FET current limit	$V_{(PVIN)} = 6 \text{ V}$ , $R_{(ILIM)} = 200\text{k}$	1.5	3	3.8	A
Low-side FET reverse current limit		2	4.5		A
gmPS $V_{(COMP)}$ to $I_{(SW)}$ peak transconductance	$R_{(ILIM)} = 100\text{k}$		16		A/V
Minimum pulse width	Measured at 50% points on $V_{(SW)}$ , $I_{OUT} = 2 \text{ A}$		60		ns
Minimum pulse width	Measured at 50% points $V_{(SW)}$ , $V_{(PVIN)} = 5 \text{ V}$ , $I_{OUT} = 0 \text{ A}$ , TJ = -40°C to 125°C		100	125	ns
Minimum off-time	Prior to skipping off pulses, $I_{OUT} = 2 \text{ A}$		60		ns
<b>TIMING RESISTOR AND EXTERNAL CLOCK (RT/SYNC PIN)</b>					
Switching frequency range using RT mode		100		2500	kHz
Switching frequency	$R_{(RT/SYNC)} = 150 \text{ k}\Omega$	370	400	430	kHz
	$R_{(RT/SYNC)} = 27 \text{ k}\Omega$	1910	2070	2230	kHz
	$V_{(RT/SYNC)} > 2.2 \text{ V}$ or $V_{(RT/SYNC)} < 0.35 \text{ V}$	340	420	480	kHz
Switching frequency range using SYNC mode		100		2500	kHz
Minimum SYNC input pulse width		10			ns
RT/SYNC high threshold			1.5	2.2	V
RT/SYNC low threshold		0.35	0.4		V
RT/SYNC rising edge to SW rising edge delay	$f_{SW} = 500 \text{ kHz}$	30	45	80	ns
RT to SYNC lock in time	$R_{(RT/SYNC)} = 150 \text{ k}\Omega$		55		$\mu\text{s}$
SYNC to RT lock in time			60		$\mu\text{s}$
Internal RT to SYNC lock in time	Logic high or logic low at RT/SYNC to SYNC signal		55		$\mu\text{s}$
SYNC to internal RT lock in time	SYNC signal to logic high or logic low at RT/SYNC		60		$\mu\text{s}$
<b>SOFT START AND TRACKING (SS/TRK PIN)</b>					
VSSTHR SS voltage threshold			0.15		V
ISS Charge Current	$V_{(SS/TRK)} < V_{SSTHR}$		47		$\mu\text{A}$
	$V_{(SS/TRK)} > V_{SSTHR}$	1.5	2.4	3.2	$\mu\text{A}$
SS/TRK to FB matching	$V_{(SS/TRK)} = 0.3 \text{ V}$		60		mV
SS/TRK to reference crossover	98% normal		0.85	1	V
SS/TRK discharge voltage (overload)	$V_{(FB)} = 0 \text{ V}$		120		mV
SS/TRK discharge voltage (fault)	$V_{(FB)} = 0 \text{ V}$		5		mV
SS/TRK discharge current (overload)	$V_{(FB)} = 0 \text{ V}$ , $V_{(SS/TRK)} = 0.4 \text{ V}$		160		$\mu\text{A}$

## Electrical Characteristics (continued)

T<sub>J</sub> = -40°C to 150°C, A<sub>VIN</sub> = P<sub>VIN</sub> = 2.95 V to 6 V, V<sub>LDOIN</sub> = V<sub>DQSNS</sub> (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SS/TRK discharge current (A <sub>VIN</sub> UVLO, ENSW low, thermal fault)	V <sub>(A<sub>VIN</sub>)</sub> = 5 V, V <sub>(SS/TRK)</sub> = 0.4 V		760		μA
<b>POWER GOOD (PGOOD PIN)</b>					
Threshold	V <sub>(FB)</sub> falling (fault)		91	95	% V <sub>REF</sub>
	V <sub>(FB)</sub> rising (good)		94		
	V <sub>(FB)</sub> rising (fault)	105	109		
	V <sub>(FB)</sub> falling (good)		106		
Hysteresis	V <sub>(FB)</sub> falling and rising		3		
Output high leakage	V <sub>(FB)</sub> = V <sub>REF</sub> , V <sub>(PGOOD)</sub> = 5.5 V		5	125	nA
On resistance	V <sub>(A<sub>VIN</sub>)</sub> = 2.95 V		85	170	Ω
Minimum V <sub>(A<sub>VIN</sub>)</sub> for valid output	V <sub>(PGOOD)</sub> < 0.5 V, I <sub>(PGOOD)</sub> = 100 μA		1.3	1.7	V
<b>TERMINATION REGULATOR INPUTS (VLDOIN AND VDDQSNS PINS)</b>					
V <sub>(LDOIN)</sub> Operating				3.5	V
V <sub>DO</sub> DC V <sub>(LDOIN)</sub> – V <sub>(VTT)</sub> dropout	1.2 V < V <sub>(VDDQSNS)</sub> < 2.5 V, I <sub>(VTT)</sub> = 0.5 A, V <sub>(VTT)</sub> = V <sub>(VTTREF)</sub> - 40 mV			0.15	V
V <sub>DO</sub> DC V <sub>(LDOIN)</sub> – V <sub>(VTT)</sub> dropout	1.2 V < V <sub>(VDDQSNS)</sub> < 2.5 V, I <sub>(VTT)</sub> = 1.5 A, V <sub>(VTT)</sub> = V <sub>(VTTREF)</sub> - 40 mV			0.45	V
VLDOIN supply current	V <sub>(LDOIN)</sub> = 1.8 V, T <sub>J</sub> = 25°C			1	μA
VDDQSNS input current	V <sub>(VDDQSNS)</sub> = 1.8 V		39	46	μA
<b>VTTREF OUTPUT (VTTREF PIN)</b>					
V <sub>(VTTREF)</sub> VTTREF output voltage			V <sub>(VDDQSNS)/2</sub>		V
V <sub>(VTTREF)TOL</sub> VTTREF output voltage difference from V <sub>(VDDQSNS)/2</sub>	I <sub>(VTTREF)</sub>   < 10 mA, V <sub>(VDDQSNS)</sub> = 1.8 V	-18		18	mV
	I <sub>(VTTREF)</sub>   < 10 mA, V <sub>(VDDQSNS)</sub> = 1.5 V	-15		15	
	I <sub>(VTTREF)</sub>   < 10 mA, V <sub>(VDDQSNS)</sub> = 1.2 V	-15		15	
	I <sub>(VTTREF)</sub>   < 5 mA, V <sub>(VDDQSNS)</sub> = 1.2 V	-12		12	
I <sub>(VTTREF)SRC</sub> VTTREF source current limit	V <sub>(VDDQSNS)</sub> = 1.8 V, V <sub>(VTTREF)</sub> = 0 V	10	18		mA
I <sub>(VTTREF)SNK</sub> VTTREF sink current limit	V <sub>(VDDQSNS)</sub> = 0 V, V <sub>(VTTREF)</sub> = 1.8 V	10	19		mA
I <sub>(VTTREF)DIS</sub> VTTREF discharge current	T <sub>J</sub> = 25°C, V <sub>(VTTREF)</sub> = 0.5V, V <sub>(ENLDO)</sub> = 0 V	0.9	1.1		mA
<b>VTT OUTPUT (VTT PIN)</b>					
V <sub>(VTT)</sub> VTT output voltage			V <sub>(VTTREF)</sub>		V
V <sub>(VTT)TOL</sub> VTT output voltage tolerance to VTTREF	I <sub>(VTT)</sub>   ≤ 10 mA, 1.2 V ≤ V <sub>(VDDQSNS)</sub> ≤ 1.8 V	-20		20	mV
	I <sub>(VTT)</sub>   ≤ 1 A, 1.2 V ≤ V <sub>(VDDQSNS)</sub> ≤ 1.8 V	-30		30	
	I <sub>(VTT)</sub>   ≤ 1.5 A, 1.2 V ≤ V <sub>(VDDQSNS)</sub> ≤ 1.8 V	-40		40	
I <sub>(VTT)SRC</sub> VTT source current limit	V <sub>(VDDQSNS)</sub> = 1.8 V, V <sub>(VTT)</sub> = V <sub>(VTTSENS)</sub> = 0.7 V	1.5	2.5		A
I <sub>(VTT)SNK</sub> VTT sink current limit	V <sub>(VDDQSNS)</sub> = 1.8 V, V <sub>(VTT)</sub> = V <sub>(VTTSENS)</sub> = 1.1 V	1.5	2.5		A
I <sub>(VTTSENS)BIAS</sub> VTTSENS input bias current		-0.1		0.1	μA
I <sub>(VTT)DIS</sub> VTT discharge current	T <sub>J</sub> = 25°C, V <sub>(VTT)</sub> = 0.5 V, V <sub>(ENLDO)</sub> = 0 V	4.8	6		mA
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown temperature			175		°C
Thermal shutdown hysteresis			16		°C

## 6.6 Typical Characteristics




Figure 1. Shutdown Supply Current vs Temperature




Figure 2. Non-switching Supply Current - LDO and Buck Enabled vs Temperature




Figure 3. Non-switching Supply Current - LDO Enabled and Buck Disabled vs Temperature




Figure 4. Non-switching Supply Current - LDO Disabled and Buck Enabled vs Temperature




Figure 5. ENSW and ENLDO Voltage Threshold vs Temperature




Figure 6. ENSW and ENLDO Individual Input Current vs Temperature



## Typical Characteristics (continued)




Figure 7. ENSW and ENLDO Parallel Input Current vs Temperature




Figure 8. Voltage Reference vs Temperature




Figure 9. Error Amplifier Transconductance vs Temperature




Figure 10. MOSFET  $R_{ds(on)}$  vs Temperature




Figure 11. High-side Current Limit vs Temperature











Figure 12. High-side Current Limit vs  $R_{ILIM}$


**Typical Characteristics (continued)**

**Figure 13.  $V_{COMP}$  to  $I_{SW}$  Transconductance vs Temperature**

**Figure 14. Minimum Pulse-width vs Temperature**

**Figure 15. Minimum pulse-width vs Load Current**

**Figure 16. Switching Frequency vs  $R_{RT/SYNC}$  Low Range**

**Figure 17. Switching Frequency vs  $R_{RT/SYNC}$  High Range**

**Figure 18. Switching Frequency vs Temperature**

## Typical Characteristics (continued)




$R_{(RT/SYNC)} = 27 \text{ k}\Omega$

**Figure 19. Switching Frequency vs Temperature**




Internal RT

**Figure 20. Switching Frequency vs Temperature**




$V_{(SS/TRK)} < V_{SS(THR)}$

**Figure 21.  $I_{SS(TRK)}$  vs Temperature**




$V_{(SS/TRK)} > V_{SS(THR)}$

**Figure 22.  $I_{SS(TRK)}$  vs Temperature**









$T_A = 25^\circ\text{C}$

**Figure 23.  $V_{FB}$  vs  $V_{SS(TRK)}$**



**Figure 24. PGOOD Thresholds vs Temperature**

## Typical Characteristics (continued)


**Figure 25. VTTREF Regulation to VDDQSNS/2 vs  $I_{(VTTREF)}$** 

**Figure 26. VTTREF Regulation to VDDQSNS/2 vs  $I_{(VTTREF)}$** 

**Figure 27. VTTREF Regulation to VDDQSNS/2 vs  $I_{(VTTREF)}$** 

**Figure 28. VTTREF Regulation to VDDQSNS/2 vs  $I_{(VTTREF)}$** 

**Figure 29. VTT Regulation to VTTREF vs  $I_{(VTT)}$** 

**Figure 30. VTT Regulation to VTTREF vs  $I_{(VTT)}$**

## Typical Characteristics (continued)




Figure 31. VTT Regulation to VTTREF vs  $I_{(VTT)}$




Figure 32. VTT Regulation to VTTREF vs  $I_{(VTT)}$




Figure 33. VTT Dropout




Figure 34. VTT Sourcing Frequency Response




Figure 35. VTT Sinking Frequency Response







Figure 36. Efficiency

## Typical Characteristics (continued)



## 7 Detailed Description

### 7.1 Overview

The TPS54116-Q1 is a 6-V, 4-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs and integrated 1-A sink/source double data rate (DDR) VTT termination regulator with a VTTREF buffered reference output.

To improve the performance during line and load transients the buck converter implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency range of 100 kHz to 2500 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/SYNC pin. The RT/SYNC pin can also be used to synchronize the power switch turn on to the rising edge of an external clock. The switching frequency can be set using an internal resistor by pulling the RT/SYNC below the low threshold or above the high threshold.

The TPS54116-Q1 has a typical default start-up voltage of 2.7 V. The ENSW pin can be used to enable the buck converter and the ENLDO pin can be used to enable VTT and VTTREF. The ENSW and ENLDO pins have internal pullup current sources that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the ENSW or ENLDO pin is floating for the device to operate. The total operating current for the TPS54116-Q1 is typically 650  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is less than 3.5  $\mu$ A.

The integrated 33-m $\Omega$  and 25-m $\Omega$  MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 4 amperes. The TPS54116-Q1 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and SW pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below the BOOT-SW UVLO threshold. This BOOT circuit allows the TPS54116-Q1 to operate approaching 100% duty cycle. The output voltage can be stepped down to as low as the 0.60-V reference.

The TPS54116-Q1 features monotonic start-up under prebias conditions. The low-side FET turns on for a short time period every cycle before the output voltage reaches the prebiased voltage. This ensures the boot capacitor has enough charge to turn on the top FET when the output voltage reaches the prebiased voltage.

The TPS54116-Q1 has a power good comparator (PGOOD) with 3% hysteresis. Excessive output overvoltage transients are minimized by taking advantage of the overvoltage power good comparator. When the regulated output voltage (as sensed by the FB voltage) is greater than 109% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 106%.

The SS/TRK (soft-start or tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for soft-start. The SS/TRK pin is discharged before the output power up to ensure a repeatable restart after an over temperature fault, UVLO fault or disabled condition. To optimize the output startup waveform, two levels of SS/TRK output current are implemented.

The TPS54116-Q1 limits the peak inductor current by sensing the current through the high-side MOSFET with cycle-by-cycle protection. The peak current limit is adjusted using a resistor to ground on the ILIM pin. The reverse current through the low-side MOSFET is also limited.


The 10-mA VTTREF buffered reference uses an internal resistor divider to regulate its output within 49% to 51% of VDDQSNS. The 1-A VTT termination regulates to VTTREF and maintains fast transient response with only 2  $\times$  10- $\mu$ F ceramic output capacitance. Remote sensing of VTT is used for best regulation. The VTT and VTTREF outputs are discharged when disabled with the AVIN UVLO or with ENLDO.

## TPS54116-Q1

SLVSCO3B –AUGUST 2016–REVISED OCTOBER 2016

[www.ti.com](http://www.ti.com)

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## 7.3 Feature Description

### 7.3.1 Fixed Frequency PWM Control

The TPS54116-Q1 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the COMP signal level the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the internal COMP signal.

An internal ramp is used to provide slope compensation to prevent sub-harmonic oscillations. The peak inductor current limit is constant over the full duty cycle range.

### 7.3.2 Bootstrap Voltage (BOOT) and Low Dropout Operation

The TPS54116-Q1 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and SW pins to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1  $\mu$ F. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

To improve dropout, the TPS54116-Q1 is designed to operate at 100% duty cycle as long as the BOOT-SW voltage is greater than 2.2 V. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct, when the BOOT-SW voltage drops below 2.2 V. Because the supply current sourced from the BOOT pin is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty of the switching regulator is high.

### 7.3.3 Error Amplifier

The TPS54116-Q1 has a transconductance amplifier for the error amplifier. The error amplifier compares the FB voltage to the lower of the SS/TRK pin voltage or the internal 0.6-V voltage reference. The transconductance ( $g_{m_{EA}}$ ) of the error amplifier is 260  $\mu$ A/V during normal operation. During soft-start, the  $g_{m_{EA}}$  is reduced to 90  $\mu$ A/V. The frequency compensation components are added to the COMP pin to ground.


When operating at current limit the COMP pin voltage is clamped to a maximum level to improve response when the load current decreases. When FB is greater than the internal voltage reference or SS/TRK the COMP pin voltage is clamped to a minimum level and the device enters a high-side skip mode.

### 7.3.4 Voltage Reference and Adjusting the Output Voltage

The voltage reference system produces a precise  $\pm 1\%$  voltage reference over temperature by scaling the output of a temperature stable bandgap circuit. The FB voltage is regulated to the voltage reference. The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 10.0 k $\Omega$  for the bottom resistor  $R_{FBB}$  and use the [Equation 1](#) to calculate  $R_{FBT}$ . The maximum recommended resistance value for the bottom resistor is 100 k $\Omega$ .

$$R_{FBT} = R_{FBB} \times \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (1)$$

## Feature Description (continued)




**Figure 40. Voltage Divider Circuit**

### 7.3.5 Enable and Adjusting Undervoltage Lockout

The TPS54116-Q1 is enabled when the AVIN pin voltage exceeds 2.7 V and is disabled when it falls below 2.65 V. If an application requires a higher under-voltage lockout (UVLO) or more hysteresis, use the ENSW or ENLDO pins as shown in [Figure 41](#) to adjust the input voltage UVLO by using two external resistors. The EN pin has an internal pull-up current source ( $I_p$ ) of 1.7  $\mu$ A that provides the default condition of the TPS54116-Q1 operating when the EN pin floats. Once the EN pin voltage exceeds 1.2 V, an additional 2.7  $\mu$ A hysteresis current ( $I_h$ ) is added. When the EN pin is pulled below 1.17 V, the 2.7  $\mu$ A is removed. This additional current facilitates input voltage hysteresis. It is recommended to use the EN resistors to set the UVLO falling threshold ( $V_{STOP}$ ) at 2.65V or higher. The rising threshold ( $V_{START}$ ) should be set to provide enough hysteresis to allow for any input supply variations. [Equation 2](#) can be used to calculate the top resistor in the EN divider and [Equation 3](#) is used to calculate the bottom resistor.

The ENSW and ENLDO can also be tied in parallel. Calculations can be done the same but with the increased EN current of  $I_p = 3.4 \mu$ A and  $I_h = 5.1 \mu$ A.



**Figure 41. Adjustable Under Voltage Lock Out**

## Feature Description (continued)

$$R_{ENT} = \frac{V_{START} \times \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \times \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R_{ENB} = \frac{R_{ENT} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{ENT} \times (I_p + I_h)} \quad (3)$$

Where:

- $I_h = 2.7 \mu A$
- $I_p = 1.7 \mu A$
- $V_{ENRISING} = 1.2 V$
- $V_{ENFALLING} = 1.17 V$

### 7.3.6 Soft Start and Tracking

The TPS54116-Q1 regulates to the lower of the SS/TRK pin and the internal reference voltage. A capacitor on the SS/TRK pin to ground implements a soft start time. Before the SS pin reaches the voltage threshold  $V_{SSTHR}$  of 0.15 V, the charge current is about 47  $\mu A$ . The TPS54116-Q1 internal pull-up current source of 2.4  $\mu A$  charges the external soft start capacitor after the SS pin voltage exceeds  $V_{SSTHR}$ . Equation 4 calculates the required soft start capacitor value where  $t_{SS}$  is the desired soft start time for the output voltage to reach 90% its final value in ms and  $C_{SS}$  is the required capacitance in nF.

$$C_{SS} (nF) = 5.3 \times t_{SS} (ms) \quad (4)$$

If during normal operation, AVIN goes below the UVLO, ENSW pin pulled below 1.17 V, or a thermal shutdown event occurs, the TPS54116-Q1 stops switching. When the AVIN goes above UVLO, ENSW is released or pulled high, or a thermal shutdown is exited, then SS/TRK is discharged to below 5 mV before reinitiating a powering up sequence. The FB voltage will follow the SS/TRK pin voltage with a 60 mV offset up to 90% of the internal voltage reference. When the SS/TRK voltage is greater than 90% of the internal reference voltage the offset increases as the effective system reference transitions from the SS/TRK voltage to the internal voltage reference.

When the COMP pin voltage is clamped by the maximum COMP clamp in an overload condition the soft-start pin is discharged to near the FB voltage. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. At the beginning of recovery a spike in the output voltage may occur as the COMP voltage transitions to the value determined by the loop.

### 7.3.7 Start-up into Pre-Biased Output

The TPS54116-Q1 features monotonic startup into pre-biased output. The low-side MOSFET turns on for a very short time period every cycle before the output voltage reaches the pre-biased voltage. This ensures the BOOT-SW cap has enough charge to turn on the high-side MOSFET when the output voltage reaches the pre-biased voltage. The low-side MOSFET reverse current protection provides another layer of protection but it should not be reached due to the implemented prebias function.

### 7.3.8 Power Good


The PGOOD pin is an open-drain output requiring an external pullup resistor to output a high signal. Once the FB pin is between 94% and 106% of the internal voltage reference, the PGOOD pin is de-asserted and the pin floats. A pull up resistor between the values of 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 6 V or less is recommended. The PGOOD is in a defined state once the AVIN input voltage is greater than 1.3 V but with reduced current sinking capability.

The PGOOD pin is pulled low when the FB is lower than 91% or greater than 109% of the nominal internal reference voltage. The PGOOD is also pulled low if AVIN falls below its UVLO, ENSW pin is pulled low or the TPS54116-Q1 enters thermal shutdown.

## Feature Description (continued)

### 7.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TRK, ENSW and PGOOD pins. The sequential method can be implemented using an open-drain or collector output of a power on reset pin of another device. An example sequential method is shown in Figure 42. PGOOD is connected to the EN pin on the next power supply, which will enable the second power supply once the first supply reaches regulation.



**Figure 42. Sequential Startup Example**

### 7.3.10 Constant Switching Frequency and Timing Resistor (RT/SYNC)

The switching frequency of the TPS54116-Q1 is adjustable over a wide range from 100 kHz to 2500 kHz by placing a maximum of 620 kΩ and minimum of 22 kΩ, respectively, on the RT/SYNC pin. Alternatively the RT/SYNC pin can be tied above the high threshold or below the low threshold to use an internal RT resistor to set the switching frequency to 420 kHz. The RT/SYNC is typically 0.5 V and the current through the resistor sets the switching frequency. To determine the timing resistance for a given switching frequency, refer to the curve in Figure 16 and Figure 17 or use Equation 5. For a given RT resistor the nominal switching frequency can be calculated with Equation 6. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time is typically 60 ns at 2-A load current and 100 ns at no load, and will limit the maximum operating input voltage or minimum output voltage.


$$R_T (\text{k}\Omega) = \frac{72540}{f_{\text{SW}} (\text{kHz})^{1.033}} \quad (5)$$

$$f_{\text{SW}} (\text{kHz}) = \frac{50740}{R_T (\text{k}\Omega)^{0.968}} \quad (6)$$


The RT/SYNC pin can also be used to synchronize the converter to an external system clock. When using the internal RT resistor, the TPS54116-Q1 cannot be synchronized to an external clock. The synchronization frequency range is 100 kHz to 2500 kHz. The rising edge of SW will be synchronized to the rising edge of RT/SYNC. To implement the synchronization feature in a system connect a square wave to the RT/SYNC pin with on-time at least 10 ns. The square wave amplitude at this pin must transition lower than 0.35 V and higher than 2.2 V.

See Figure 43 for synchronizing to a high impedance system clock. See Figure 44 and Figure 45 for synchronizing to a low impedance system clock. A tri-state buffer with its output directly connected to the RT/SYNC pin is the recommended method to accommodate a wide range of external clock frequencies and duty cycles. Alternatively an AC blocking capacitor circuit can be used when synchronizing to frequencies greater than 800 kHz and with clock signals with duty cycle near 50%. When using an AC coupling capacitor to interface with an external clock, RT/SYNC is not actively pulled low by the external clock. As a result the TPS54116-Q1 begins its transition back to RT mode while the external clock is low. When connecting the RT/SYNC pin to the external clock source, it is important to minimize routing connected to the RT/SYNC pin as much as possible to minimize noise sensitivity when operating in RT mode.


## Feature Description (continued)



**Figure 43. Synchronizing to a High Impedance System Clock**



**Figure 44. Interfacing to the RT/SYNC Pin with Buffer**



**Figure 45. Interfacing to the RT/SYNC Pin with RC**

## Feature Description (continued)

### 7.3.11 Buck Overcurrent Protection

The TPS54116-Q1 implements current mode control which uses the COMP pin voltage to turn off the high-side MOSFET and turn on the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the COMP pin voltage are compared, when the peak switch current intersects the COMP voltage the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a high-side switch current limit.

A resistor placed from ILIM to AGND sets the peak current limit of the buck converter in the TPS54116-Q1. A 100 kΩ resistor sets it to the maximum value and a 200 kΩ resistor sets it to the minimum value. Any resistor within this range can be used. [Figure 12](#) shows the relationship between peak current limit and ILIM resistor. To determine the resistor value for a target current limit use [Equation 7](#).

$$R_{ILIM} = 420 \times I_{limit}^{-0.75} \quad (7)$$

The TPS54116-Q1 also implements low-side current protection by detecting the voltage over the low-side MOSFET. When the converter sinks current through the low-side MOSFET is more than 4.5 A, the control circuit will turn the low-side MOSFET off immediately for the rest of the clock cycle. Under this condition, both the high-side and low-side are off until the start of the next cycle.

### 7.3.12 Overvoltage Transient Protection

The TPS54116-Q1 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. The output voltage can overshoot the 109% threshold as the current in the inductor discharges to 0 A. When the FB voltage drops lower than the OVTP threshold the high-side MOSFET is allowed to turn on the next clock cycle.

### 7.3.13 VTT Sink and Source Regulator

The TPS54116-Q1 integrates a high-performance, low-dropout (LDO) linear regulator (VTT) that has ultimate fast response to track  $\frac{1}{2}$  VDDQSNS within 40 mV at all conditions, and its current capability is 1.5 A peak current for both sink and source directions. Two 10-μF (or greater) ceramic capacitor(s) need to be attached close to the VTT pin for stable operation. X5R grade or better is recommended. To achieve tight regulation with minimum effect of trace resistance, the remote sensing terminal, VTTSNS, should be connected to the positive terminal of the output capacitor(s) as a separate trace from the high current path from the VTT pin.

The device has a dedicated pin, VLDOIN, for VTT power supply to minimize the LDO power dissipation on user application. The minimum VLDOIN voltage is 0.45 V above the  $\frac{1}{2}$  VDDQSNS voltage.

### 7.3.14 VTTREF

The VTTREF pin has a 10 mA sink and source current capability, and regulates to within 49% to 51% of VDDQSNS. A 0.22-μF ceramic capacitor needs to be attached close to the VTTREF terminal for stable operation. X5R grade or better is recommended.

### 7.3.15 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 175°C. The thermal shutdown has a hysteresis of 16°C. When the junction temperature exceeds thermal trip threshold, thermal shutdown forces the device to stop switching and discharges both VTT and VTTREF. When the die temperature decreases below 159°C, the device reinitiates the power-up sequence by discharging the SS/TRK pin.

## 7.4 Device Functional Modes

The enable pins and an AVIN UVLO are used to control turn on and turn off of the TPS54116-Q1. The device becomes active when  $V_{(AVIN)}$  exceeds the 2.7 V typical UVLO and when either  $V_{(ENSW)}$  or  $V_{(ENLDO)}$  exceeds 1.20 V typical. The ENSW pin is used to control the turn on and turn off of the buck converter. The ENLDO pin is used to control the turn on and turn off of the VTTREF and VTT outputs of the termination regulator. The ENSW and ENLDO pins both have an internal current source to enable their respective outputs when left floating. Both ENSW and ENLDO need to be pulled low to put the device into a low quiescent current state.


## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54116-Q1 is a fully integrated power solution for DDR2, DDR3 and DDR3L memory supplying VDDQ, VTTREF and VTT as shown in [Figure 46](#). It can also be used to power LPDDR2, LPDDR3 and DDR4 memory but an additional power supply is required for VDD1 or VPP as shown in [Figure 47](#). The TPS54116-Q1 can supply 4 A for VDDQ and 1 A for VTT. The sourcing current for VTT comes from VDDQ and must be included as part of the total VDDQ load current. Use the following design procedure to select component values for the TPS54116-Q1. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors. Alternatively the WEBENCH® software can be used to generate a complete design. The WEBENCH® software uses an interactive design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.



**Figure 46. DDR2, DDR3 and DDR3L Application Block Diagram**



**Figure 47. LPDDR2, LPDDR3 and DDR4 Application Block Diagram**



## 8.2 Typical Application




Figure 48. 3.3-V or 5-V Input, 2.1 MHz fsw, DDR3 Schematic

### 8.2.1 Design Requirements

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage	5 V nominal, 2.95 V to 5.25 V
Output Voltage	1.5 V
Maximum Output Current (VDDQ)	4 A
Maximum Output Current (VTT)	1 A
Output Voltage Ripple (VDDQ)	0.5% of $V_{OUT}$
Transient Response 1 A to 3 A load step	$\Delta V_{OUT} = 4\%$
Start Input Voltage (rising VIN)	2.9 V
Stop Input Voltage (falling VIN)	2.6 V

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Switching Frequency

The first step is to decide on a switching frequency for the regulator. The buck converter is capable of running from 100 kHz to 2.5 MHz. Typically the highest switching frequency possible is desired because it will produce the smallest solution size. A high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. Additionally in applications with EMI requirements, such as automotive, choosing a switching frequency of 2.1 MHz is desired to keep the switching noise above the medium wave band or AM band. The main trade off made with selecting a higher switching frequency is extra switching power loss, which hurts the converter's efficiency.

The maximum switching frequency for a given application is limited by the minimum on-time of the converter and is estimated with Equation 8. For this application with the maximum minimum on-time of 125 ns at no load and 5.25 V maximum input voltage the maximum switching frequency is 2.28 MHz. A switching frequency of 2.1 MHz is selected to stay above the AM band. Equation 9 calculates R14 to be 26.8 kΩ. A standard 1% 26.7 kΩ value was chosen in the design.

$$f_{sw}(\text{max}) = \frac{1}{t_{on\text{min}}} \times \frac{V_{OUT}}{V_{IN}(\text{max})} \quad (8)$$

$$R_T(\text{k}\Omega) = \frac{72540}{f_{sw}(\text{kHz})^{1.033}} \quad (9)$$

### 8.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use Equation 10.  $K_{IND}$  is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Additionally the inductor current ripple is used as part of the PWM control system. Choosing small inductor ripple currents can degrade the transient response performance or introduce jitter in the duty cycle. In general, the inductor ripple value is at the discretion of the designer; however,  $K_{IND}$  is normally from 0.1 to 0.3 for the majority of applications giving a peak to peak ripple current range of 0.4 A to 1.2 A. It is recommended to always keep the peak to peak ripple current above 0.4 A because with a current mode control the inductor current ramp is used in the PWM control system.

For this design example,  $K_{IND} = 0.3$  is used and the inductor value is calculated to be 0.43 μH. The next standard value 0.68 μH is selected. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 12 and Equation 13. For this design, the RMS inductor current is 4.0 A and the peak inductor current is 4.4 A. The chosen inductor is a WE 744373240068. It has a saturation current rating of 10.0 A (20% inductance loss) and a RMS current rating of 5.5 A (40 °C. temperature rise). The series resistance is 16.0 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the steady-state peak inductor current. Additionally if a hard short on the output occurs in a fault condition the peak inductor current can exceed the current limit and may reach up to 10 A. The peak current limit in this scenario is only limited by the minimum on-time of the TPS54116-Q1 and the parasitic DC voltage drops in the circuit. The peak current during a hard short will vary with the switching frequency and only exceeds the current limit when using the TPS54116-Q1 with higher switching frequencies like 2.1 MHz. To protect the inductor in a hard output short the inductor should be rated for this current.

$$L1 = \frac{V_{in\text{max}} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{in\text{max}} \times f_{sw}} \quad (10)$$

$$I_{ripple} = \frac{V_{in\text{max}} - V_{out}}{L1} \times \frac{V_{out}}{V_{in\text{max}} \times f_{sw}} \quad (11)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \times \left( \frac{V_o \times (V_{in\text{max}} - V_o)}{V_{in\text{max}} \times L1 \times f_{sw}} \right)^2} \quad (12)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (13)$$

### 8.2.2.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria and is often the most stringent. The output capacitor needs to supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range. At higher switching frequencies the fastest response time is about 4  $\mu$ s. Equation 14 shows the minimum output capacitance necessary, where  $\Delta I_{OUT}$  is the change in output current,  $t_{response}$  is the regulators response time and  $\Delta V_{OUT}$  is the allowable change in the output voltage. The minimum of  $2/f_{sw}$  or 4  $\mu$ s should be used for the response time in the output capacitance calculation. It is important to realize the response to a transient load also depends on the loop compensation and slew rate of the transient load. This calculation assumes the loop compensation is designed for the output filter with the equations later on in this procedure.

For this example, the transient load response is specified as a 4% change in  $V_{OUT}$  for a load step of 2 A. Therefore,  $\Delta I_{OUT}$  is 2 A and  $\Delta V_{OUT} = 0.04 \times 1.5 = 60$  mV. Using these numbers with a 4  $\mu$ s response time gives a minimum capacitance of 133  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

Equation 15 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{ripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 7.5 mV. Under this requirement, Equation 15 yields 6.3  $\mu$ F.

$$C_o > t_{response} \times \frac{\Delta I_{out}}{\Delta V_{out}} \quad (14)$$

$$C_o > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{ripple}}{I_{ripple}}}$$

Where:

- $\Delta I_{OUT}$  is the change in output current
- $f_{sw}$  is the regulators switching frequency
- $\Delta V_{OUT}$  is the allowable change in the output voltage

(15)

Equation 16 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and this shows the ESR should be less than 10 m $\Omega$ . In this case ceramic capacitors will be used and the combined ESR of the ceramic capacitors in parallel is much less than 10 m $\Omega$ . Capacitors also generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 17 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 17 yields 220 mA. Ceramic capacitors used in this design will have a ripple current rating much higher than 220 mA.

$$R_{esr} < \frac{V_{ripple}}{I_{ripple}} \quad (16)$$

$$I_{corms} = \frac{V_{out} \times (V_{inmax} - V_{out})}{\sqrt{12} \times V_{inmax} \times L_1 \times f_{sw}} \quad (17)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this application example, three 47  $\mu\text{F}$  10 V 1210 X7R ceramic capacitors each with 8 m $\Omega$  of ESR at the fsw are used. The estimated capacitance after derating shown on the capacitor manufacturer's website with 1.5 V DC bias is 51.4  $\mu\text{F}$  each. With 3 parallel capacitors the total output capacitance is 154  $\mu\text{F}$  and the ESR is 2.7 m $\Omega$ .

#### 8.2.2.4 Input Capacitor

The TPS54116-Q1 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10  $\mu\text{F}$  of effective capacitance placed across the PVIN and PGND pins and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum RMS input current of the TPS54116-Q1. The RMS input current can be calculated using Equation 18. An input decoupling capacitor of 1  $\mu\text{F}$  must also be placed at the AVIN pin to ensure a stable input voltage to the internal control circuits.

For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the maximum input voltage. For this example, one 47  $\mu\text{F}$  1210 X7R, one 10  $\mu\text{F}$  0603 X7R and one 0.1  $\mu\text{F}$  0603 X7R 10 V capacitors in parallel have been selected for the PVIN to PGND pins. Additionally one 1  $\mu\text{F}$  0603 X5R 10 V capacitor is selected for the AVIN pin. The 0.1  $\mu\text{F}$  at the PVIN pin is used to better bypass the higher frequency content when the high-side MOSFET switches on and off. Based on the capacitor manufacturer's website, the total input capacitance derates to 34  $\mu\text{F}$  at the nominal input voltage of 5 V. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 19. Using the design example values, Ioutmax = 4 A, Cin = 34  $\mu\text{F}$ , fsw = 2.1 MHz, yields an input voltage ripple of 14 mV and a rms input ripple current of 1.9 A.

$$I_{\text{cirms}} = I_{\text{out}} \times \sqrt{\frac{V_{\text{out}}}{V_{\text{inmin}}} \times \frac{(V_{\text{inmin}} - V_{\text{out}})}{V_{\text{inmin}}}} \quad (18)$$

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times 0.25}{C_{\text{in}} \times f_{\text{sw}}} \quad (19)$$

#### 8.2.2.5 Soft Start Capacitor

The soft-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54116-Q1 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The soft-start capacitor value can be calculated using Equation 20. For the example circuit, the soft-start time is not too critical since the output capacitor value of 3 x 47  $\mu\text{F}$  does not require much current to charge to 1.5 V. With the higher switching frequency used in this example a faster start-up time improves the start up behavior. Near the beginning of the start up time when the output voltage is low the minimum on-time of the converter is too large to regulate the output causing additional ripple on the output. A faster start-up time will reduce the time the converter spends in this region. The example circuit is designed for a soft-start time of 0.6 ms which requires a 3300 pF capacitor.

$$C_{\text{SS}} (\text{nF}) = 5.3 \times t_{\text{SS}} (\text{ms}) \quad (20)$$

### 8.2.2.6 Undervoltage Lock Out Set Point

The Undervoltage Lock Out (UVLO) can be adjusted using an external voltage divider on the ENSW and ENLDO pin of the TPS54116. Each pin can have its own resistor divider if different thresholds are needed for the VTT LDO and the buck converter. If only one threshold is needed only one resistor divider is needed and the pins can be connected in parallel. If connected in parallel the pull up current and hysteresis current should be increased to 3.4  $\mu$ A and 5.1  $\mu$ A respectively as shown in the electrical specifications. The UVLO has two thresholds, one for power-up when the input voltage is rising, and one for power-down or brown outs when the input voltage is falling.

For the example design, the supply should turn on and start switching once the input voltage increases above 2.9 V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 2.6 V (UVLO stop). The EN pins are also connected in parallel so the higher pull up current and hysteresis current is used. Equation 2 through Equation 3 can be used to calculate the resistance values necessary. A 45.3 k $\Omega$  between PVIN and the EN pins (R1) and a 30.1 k $\Omega$  between the EN pins and ground (R2) are used producing a start voltage of 2.85 V and stop voltage of 2.47 V. The 2.47 V stop voltage is below the 2.65 V AVIN UVLO so with this application example the TPS54116-Q1 will turn off due to the AVIN UVLO.

### 8.2.2.7 Bootstrap Capacitor

A 0.1  $\mu$ F ceramic capacitor must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

### 8.2.2.8 Power Good Pullup

A 100 k $\Omega$  resistor is used to pull up the power good signal to VIN when FB conditions are met.

### 8.2.2.9 ILIM Resistor

The recommended peak current limit is calculated with Equation 21 using ILpeak from Equation 13. This calculation includes 10% margin for load transients and an additional 1.5 A for the tolerance of the peak current limit. In this application a 100 k $\Omega$  resistor is placed from ILIM to AGND to set the peak current limit to its maximum value. For applications requiring a different peak current limit Equation 7 is used to calculate the ILIM resistor.

$$I_{\text{limit}} = I_{\text{Lpeak}} \times 1.1 + 1.5\text{A} \quad (21)$$

### 8.2.2.10 Output Voltage and Feedback Resistors Selection

For the example design, 10.0 k $\Omega$  was selected for R7. Using Equation 22, R5 is calculated as 15.0 k $\Omega$  which is a standard 1% resistor.

$$R_{\text{FBT}} = R_{\text{FBB}} \times \left( \frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \quad (22)$$

### 8.2.2.11 Compensation

There are several methods used to compensate DC - DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual cross-over frequency will usually be lower than the cross-over frequency used in the calculations. This method assumes the cross-over frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole. This is the case when using low ESR output capacitors. Use the WEBENCH software for more accurate loop compensation. These tools include a more comprehensive model of the control loop.

To get started, the modulator pole,  $f_{pmod}$ , and the ESR zero,  $f_{z1}$  must be calculated using Equation 23 and Equation 24. For  $C_{out}$ , use a derated value of 154  $\mu F$ . Use equations Equation 25 and Equation 26, to estimate a starting point for the crossover frequency,  $f_{co}$ , to design the compensation. For the example design,  $f_{pmod}$  is 2.8 kHz and  $f_{zmod}$  is 388 kHz. Equation 25 is the geometric mean of the modulator pole and the esr zero and Equation 26 is the mean of modulator pole and one half the switching frequency or 250 kHz, whichever is larger. For the 2.1 MHz switching frequency application 250 kHz is used so Equation 25 yields 33 kHz and Equation 26 gives 52 kHz. Use the lower value of Equation 25 or Equation 26 for an initial crossover frequency. Next, the compensation components are calculated. A resistor-in-series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{pmod} = \frac{l_{outmax}}{2 \times \pi \times V_{out} \times C_{out}} \quad (23)$$

$$f_{zmod} = \frac{1}{2 \times \pi \times R_{esr} \times C_{out}} \quad (24)$$

$$f_{co} = \sqrt{f_{pmod} \times f_{zmod}} \quad (25)$$

$$f_{co} = \sqrt{f_{pmod} \times \frac{f_{sw}}{2}} \quad (26)$$

To determine the compensation resistor,  $R_6$ , use Equation 27. Assume the power stage transconductance,  $g_{mps}$ , is 16 A/V. The output voltage,  $V_o$ , reference voltage,  $V_{REF}$ , and amplifier transconductance,  $g_{mea}$ , are 1.5 V, 0.6 V and 260  $\mu A/V$ , respectively.  $R_6$  is calculated to be 19 k $\Omega$  and the closest standard value 19.1 k $\Omega$ . Use Equation 28 to set the compensation zero to the modulator pole frequency. Equation 28 yields 3020 pF for compensating capacitor  $C_6$  and the closest standard value is 3300 pF.

$$R_{COMP} = \left( \frac{2 \times \pi \times f_{CO} \times C_{OUT}}{g_{mPS}} \right) \times \left( \frac{V_{OUT}}{V_{REF} \times g_{mEA}} \right) \quad (27)$$

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{PMOD}} \quad (28)$$

A compensation pole is implemented using an additional capacitor  $C_7$  in parallel with the series combination of  $R_6$  and  $C_6$ . This capacitor is recommended to help filter any noise that may couple to the COMP voltage signal. Use the larger value of Equation 29 and Equation 30 to calculate the  $C_7$ , to set the compensation pole.  $C_7$  is calculated to 21 pF or 8 pF and the closest standard value is 22 pF.

$$C_{HF} = \frac{C_{OUT} \times R_{ESR}}{R_{COMP}} \quad (29)$$

$$C_{HF} = \frac{1}{\pi \times R_{COMP} \times f_{SW}} \quad (30)$$

Type III compensation is used by adding the feed forward capacitor ( $C_{17}$ ) in parallel with the upper feedback resistor. This increases the crossover and adds phase boost above what is normally possible from Type II compensation. It places an additional zero/pole pair. This zero and pole pair is not independent. Once the zero location is chosen, the pole is fixed as well. The zero is placed at the intended crossover frequency by calculating the value of  $C_{17}$  with Equation 31. The calculated value is 216 pF and the closest standard value is 220 pF.

$$C_{FF} = \frac{1}{3 \times \pi \times R_{FBT} \times f_{CO}} \quad (31)$$

The initial compensation based on these calculations is  $R_6 = 19.1$  k $\Omega$ ,  $C_6 = 3300$  pF,  $C_7 = 22$  pF and  $C_{17} = 220$  pF. These values yield a stable design but after testing the real circuit these values were changed to optimize performance. The final values used in the schematic are  $R_6 = 20.5$  k $\Omega$ ,  $C_6 = 1800$  pF,  $C_7 = 180$  pF and  $C_{17} = 180$  pF.

### 8.2.2.12 LDOIN Capacitor

Depending on the trace impedance between the LDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the LDOIN input capacitor. Use a 10- $\mu F$  (or greater) and X5R grade (or better) ceramic capacitor to supply this transient charge.





### 8.2.2.13 VTTREF Capacitor

Add a ceramic capacitor, with a value 0.22  $\mu\text{F}$  and X5R grade (or better), placed close to the VTTREF terminal for stable operation.


### 8.2.2.14 VTT Capacitor

For stable operation, two 10- $\mu\text{F}$  (or greater) and X5R (or better) grade ceramic capacitor(s) need to be attached close to the VTT terminal. This capacitor is recommended to minimize any additional equivalent series resistance (ESR) and/or equivalent series inductance (ESL) of ground trace between the PGND terminal and the VTT capacitor(s).


## 8.2.3 Application Curves









**Figure 53.  $V_{DD}$  Start-Up Relative to Enable**




**Figure 54.  $V_{TT}$  and  $V_{DD}$  Start-Up Relative to Enable**




**Figure 55.  $V_{DD}$  Start-Up Relative to  $V_{IN}$**



**Figure 56.  $V_{DD}$  Shutdown Relative to Enable**




**Figure 57.  $V_{TT}$  and  $V_{DD}$  Shutdown Relative to Enable**




**Figure 58.  $V_{DD}$  Shutdown Relative to  $V_{IN}$**







**Figure 59.  $V_{DD}$  Output Ripple**




**Figure 60.  $V_{TT}$  Output Ripple**



**Figure 61. Input Ripple**



**Figure 62.  $V_{DD}$  Output Transient Response**



**Figure 63.  $V_{TT}$  Output Transient Response**

## 9 Power Supply Recommendations

The TPS54116-Q1 is designed to be powered by a well regulated dc voltage between 2.95 and 6 V. The TPS54116-Q1 is a buck converter so the input supply voltage must be greater than the desired output voltage to regulate the output voltage to the desired value. If the input supply voltage is not high enough the output voltage will begin to drop. Input supply current must be appropriate for the desired output current.

## 10 Layout


### 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Guidelines are as follows. See [Figure 64](#) for a PCB layout example.

- The input bypass capacitor for PVIN to PGND should be placed as close as possible to the TPS54116-Q1 with short and wide connections to minimize parasitic inductance.
- The input bypass capacitor for AVIN should be placed as close as possible to the TPS54116-Q1 with a short return to the AGND pin. This capacitor and pin should also be tied to the input voltage before the PVIN bypass capacitors to limit the switching noise from PVIN.
- The output capacitor for VTT to VTTGND should be placed as close as possible to the TPS54116-Q1 with short and wide connections to minimize parasitic inductance and resistance. Too much parasitic inductance and resistance can affect the stability of the high performance VTT LDO.
- The VTTSNS pin should be connected to the VTT output capacitors as a separate trace from the high current VTT power trace. If sensing the voltage at the point of the load is required, it is recommended to also attach the output capacitors at that point while still minimizing parasitic inductance and resistance.
- The input bypass capacitor for LDOIN to VTTGND should be placed as close as possible to the TPS54116-Q1 with short and wide connections to minimize parasitic inductance. This capacitor is used to supply the transient current to the VTT output.
- The VDDQSNS pin should be routed as a separate trace from the high current VDDQ trace and connect near the point of regulation for VDDQ.
- The top of the FB resistor divider should be routed as a separate trace from the high current VDDQ trace and connect near the point of regulation for VDDQ.
- The analog control circuits should have a return path to the quiet AGND and not overlap with the noisy PGND. Sensitive pins containing analog control circuits are RT/SYNC, SS/TRK, COMP, FB, ILIM, and VTTREF. It is important to minimize the length of the traces connected to the RT/SYNC, COMP, FB and ILIM pins.
- The PGND pins, AGND and VTTGND pin should be tied directly to the power pad under the IC to provide a low impedance connection between the pins.
- The BOOT capacitor should connect directly between the BOOT and SW pins.
- The SW pin should be routed to the output inductor with a short and wide trace to minimize capacitive coupling.
- The thermal pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. For operation at full rated load, the top side ground area and bottom side ground area along with any additional internal ground planes must provide adequate heat dissipating area. For best thermal performance minimize cuts in the bottom side ground copper.
- Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors for the buck converter and VTT LDO.

The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

## 10.2 Layout Example



**Figure 64. PCB Layout Example**

## 11 Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54116QRTWRQ1	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54116Q A2	<a href="#">Samples</a>
TPS54116QRTWTQ1	ACTIVE	WQFN	RTW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54116Q A2	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54116QRTWRQ1	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS54116QRTWTQ1	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54116QRTWRQ1	WQFN	RTW	24	3000	367.0	367.0	35.0
TPS54116QRTWTQ1	WQFN	RTW	24	250	210.0	185.0	35.0



RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4206244/C 07/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.

**WQFN - 0.8 mm max height**

[illegible]

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

**WQFN - 0.8 mm max height**


[illegible]

The diagram illustrates two methods for defining solder mask openings on a PCB:

- NON SOLDER MASK DEFINED (PREFERRED):** This method shows a rectangular opening in the solder mask. The opening is defined by a blue outline, and the surrounding area is labeled "METAL". The distance between the metal and the opening is labeled "0.07 MAX ALL AROUND". The opening itself is labeled "SOLDER MASK OPENING".
- SOLDER MASK DEFINED:** This method shows a rectangular opening in the solder mask. The opening is defined by a green outline, and the surrounding area is labeled "SOLDER MASK OPENING". The distance between the metal and the opening is labeled "0.07 MIN ALL AROUND". The opening itself is labeled "METAL UNDER SOLDER MASK".

4219135/A 11/2016

3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)) .



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25:  
78% PRINTED COVERAGE BY AREA UNDER PACKAGE  
SCALE: 20X

4219135/A 11/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated