



TPS51604

Reference

Design

SLUSBA6B-DECEMBER 2012-REVISED OCTOBER 2015

# **TPS51604 Synchronous Buck FET Driver for High-Frequency CPU Core Power**

Technical

Documents

Sample &

Buy

## 1 Features

- Reduced Dead-Time Drive Circuit for Optimized CCM
- Automatic Zero Crossing Detection for Optimized DCM Efficiency
- Multiple Low-Power Modes for Optimized Light-Load Efficiency
- Optimized Signal Path Delays for High-Frequency
   Operation
- Integrated BST Switch Drive Strength Optimized for Ultrabook FETs
- Optimized for 5-V FET Drive
- Conversion Input Voltage Range (V<sub>IN</sub>): 4.5 to 28 V
- 2-mm × 2-mm, 8-Pin, WSON Thermal Pad Package

# 2 Applications

- Tablets Using High-Frequency CPUs With the Following Power Input:
  - Adapter
  - Battery
  - NVDC
  - 5-V or 12-V Rails

# 3 Description

Tools &

Software

The TPS51604 drivers are optimized for high-frequency CPU  $V_{CORE}$  applications. Advanced features such as reduced dead-time drive and auto zero crossing are used to optimize efficiency over the entire load range.

Support &

Community

29

The SKIP pin provides the option of CCM operation to support controlled management of the output voltage. In addition, the TPS51604 supports two lowpower modes. With the PWM input in tri-state, quiescent current is reduced to 130  $\mu$ A, with immediate response. When SKIP is held at tri-state, the current is reduced to 8  $\mu$ A (typically 20  $\mu$ s is required to resume switching). Paired with the appropriate TI controller, the drivers deliver an exceptionally high performance power supply system.


The TPS51604 device is packaged in a space saving, thermally-enhanced 8-pin, 2-mm x 2-mm WSON package and operates from  $-40^{\circ}$ C to  $105^{\circ}$ C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS51604	WSON (8)	2.00 mm × 2.00 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



NSTRUMENTS

EXAS

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 7
	6.7	Typical Power Block MOSFET Characteristics 9
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 10

	7.4	Device Functional Modes	13
8			
0		ication and Implementation	
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations	19
10	Laye	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	19
11	Dev	ice and Documentation Support	20
	11.1	Device Support	20
	11.2	Documentation Support	20
	11.3	Community Resources	20
	11.4	Trademarks	20
	11.5	Electrostatic Discharge Caution	20
	11.6	Glossary	20
12	Mec Infor	hanical, Packaging, and Orderable mation	20

# 4 Revision History

•

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


# Changes from Revision A (August 2013) to Revision B

,	nanges from Revision A (August 2013) to Revision B	Page
	Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	
	Support section, and Mechanical, Packaging, and Orderable Information section	1



#### TPS51604 SLUSBA6B – DECEMBER 2012 – REVISED OCTOBER 2015

# 5 Pin Configuration and Functions



### **Pin Functions**

PIN I/O <sup>(1)</sup>		VO(1)	DESCRIPTION
		1/0()	DESCRIPTION
BST	1	I	High-side N-channel FET bootstrap voltage input; power supply for high-side driver
DRVH	8	0	High-side N-channel gate drive output
DRVL	5	0	Synchronous low-side N-channel gate drive output
GND	6	G	Synchronous low-side N-channel gate drive return and device reference
PWM	2	I	PWM input. A tri-state voltage on this pin turns off both the high-side (DRVH) and low-side drivers (DRVL)
conduction mode when the inductor current reaches zero. When SKIP is HI, the zero crossir		When SKIP is LO, the zero crossing comparator is active. The power chain enters discontinuous conduction mode when the inductor current reaches zero. When SKIP is HI, the zero crossing comparator is disabled, and the driver outputs follow the PWM input. A tri-state voltage on SKIP puts the driver into a very-low power state.	
SW 7 I/O High-side N-channel gate drive return. Also, zero-crossing sense input		High-side N-channel gate drive return. Also, zero-crossing sense input	
VDD	4	I	5-V power supply input; decouple to GND with a ceramic capacitor with a value of 1 $\mu$ F or greater
Thermal Pa	d	G	Tie to system GND plane with multiple vias

(1) I = Input, O = Output, G = Ground

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1) (2)</sup>

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
	VDD	-0.3	6	v
Input voltage	PWM, SKIP	-0.3	6	v
	BST	-0.3	35	
	BST (transient <20 ns)	-0.3	38	
Output voltage	BST to SW; DRVH to SW	-0.3	6	v
	SW	-2	30	v
	DRVH, SW (transient <20 ns)	-5	38	
	DRVL	-0.3	6	
Ground pins	GND to PAD	-0.3	0.3	V
Operating junction temperature, T <sub>J</sub>		-40	125	°C
Storage temperature	e range, T <sub>stg</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per AEC Q100-011	±750	v

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
land to alterna	VDD	4.5	5	5.5	V
Input voltage	PWM, SKIP	-0.1		5.5	V
	BST	-0.1		34	
Output voltage	BST to SW; DRVH to SW	-0.1		5.5	V
	SW	-1		28	v
	DRVL	-0.1		5.5	
Ground pins	GND to PAD	-0.1		0.1	V
Operating junction to	emperature, T <sub>J</sub>	-40		105	°C

#### 6.4 Thermal Information

		TPS51604	
	THERMAL METRIC <sup>(1)</sup>	WSON (DSG)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	63.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	74.1	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	34.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.0	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	34.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	11.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics

These specifications apply for  $-40^{\circ}C \le T_J \le 105^{\circ}C$ , and  $V_{VDD} = 5 \text{ V}$  unless otherwise specified.

VDD UNDERVOLT         VUVLO       UV         VUVHYS       UV         PWM AND SKIP IJ         R1       Inp         VIL       Lor         VIH       Hig         VIH       Hig         VIH       Hig         VIH       Tri         tTHOLD(off1)       Tri         tTHOLD(off2)       Tri         tTSKF       SK         tTSKR       Tri         tTSKR       Tri         tTSKP       Tri	upply current (operating) TAGE LOCKOUT (UVLO) VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance bw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state voltage ri-state activation time (falling) WM	$V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0 V$ , $PWM = High$ $V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0 V$ , $PWM = Low$ $V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0 V$ , $PWM = Float$ $V_{\overline{SKIP}} = Float$ Rising threshold         Falling threshold         Pullup to VDD         Pulldown (to GND)	3.7 2.65 1.3	160 250 130 8 0.2 1.7 800 0.2 0.2	600 4.15 0.6 2.0	μΑ V V V MΩ KΩ V V V V V
VDD UNDERVOLT         VUVLO       UV         VUVHYS       UV         PWM AND SKIP IA         R1       Inp         VIL       Lor         VIH       Hig         VIH       Hig         VIH       Hig         VIH       Tri         thoLD(off1)       PV         thoLD(off2)       Tri         tTSKF       Tri         tTSKR       Tri         t3RD(PWM)       Tri	TAGE LOCKOUT (UVLO) VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state voltage ri-state activation time (falling) WM	PWM = High $V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0 V$ ,         PWM = Low $V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0 V$ ,         PWM = Float $V_{\overline{SKIP}} = Float$ Rising threshold         Falling threshold         Pullup to VDD	2.65	250 130 8 0.2 1.7 800 0.2 0.2	4.15	V V ΜΩ kΩ V V V V
VDD UNDERVOLT         VUVLO       UV         VUVHYS       UV         PWM AND SKIP IA         R1       Inp         VIL       LO         VIH       Hig         VIH       Hig         VIH       Hig         VIH       Hig         VIH       Tri         THOLD(off1)       PV         tTHOLD(off2)       Tri         tTSKF       Tri         tTSKR       Tri         t3RD(PWM)       Tri	TAGE LOCKOUT (UVLO) VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state voltage ri-state activation time (falling) WM	PWM = Low $V_{\overline{SKIP}} = V_{VDD}$ or $V_{\overline{SKIP}} = 0$ V,         PWM = Float $V_{\overline{SKIP}} =$ Float         Rising threshold         Falling threshold         Pullup to VDD	2.65	130 8 0.2 1.7 800 0.2	0.6	V V ΜΩ kΩ V V V V
VDD UNDERVOL           V <sub>UVLO</sub> UV           V <sub>UVHYS</sub> UV           PWM AND SKIP I         Inp           R1         Inp           VIL         Lo           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Tri           THOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tSRD(PWM)         Tri	VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	PWM = Float         V <sub>SKIP</sub> = Float         Rising threshold         Falling threshold         Pullup to VDD	2.65	8 0.2 1.7 800 0.2	0.6	V ΜΩ kΩ V V V
VUVLO         UV           VUVHYS         UV           PWM AND SKIP IJ         Inp           RI         Inp           VIL         Lor           VIH         Hig           VIH         Hig           VIH         Hig           VTS         Tri           tTHOLD(off1)         PV           tTSKF         Tri           tTSKR         Tri           tTSKR         Tri           tARD(PWM)         Tri	VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	Rising threshold         Falling threshold         Pullup to VDD	2.65	0.2	0.6	V ΜΩ kΩ V V V
VUVLO         UV           VUVHYS         UV           PWM AND SKIP IJ         Inp           R1         Inp           VIL         Lor           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tTSKR         Tri           tARD(PWM)         Tri	VLO threshold VLO hysteresis I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	Falling threshold       Pullup to VDD	2.65	1.7 800 0.2	0.6	V ΜΩ kΩ V V V
VUVHYS         UV           PWM AND SKIP I           RI         Inp           VIL         Lor           VIL         Lor           VIH         Hig           VIH         Hig           VIH         Hig           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tSRD(PWM)         Tri	VLO hysteresis I/O SPECIFICATIONS put impedance bw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	Falling threshold       Pullup to VDD	2.65	1.7 800 0.2	0.6	V ΜΩ kΩ V V V
VUVHYS         UV           PWM AND SKIP I           RI         Inp           VIL         Lor           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tTSKR         Tri           t3RD(PWM)         Tri	VLO hysteresis I/O SPECIFICATIONS put impedance bw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	Pullup to VDD	2.65	1.7 800 0.2		V ΜΩ kΩ V V V
PWM AND SKIP IJ           R1         Inp           VIL         Lor           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hig           VIH         Hy           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           t3RD(PWM)         Tri	I/O SPECIFICATIONS put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	•		1.7 800 0.2		MΩ kΩ V V V
RI         Inp           VIL         Lor           VIH         Hig           VIHH         Hy           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tTSKR         Tri           tTSKR         Tri	put impedance pw-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	•		800 0.2		kΩ V V V
VIL         Lor           VIH         Hig           VIHH         Hy           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tSKR         Tri	ow-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	•		800 0.2		kΩ V V V
VIL         Lor           VIH         Hig           VIHH         Hy           VTS         Tri           tTHOLD(off1)         PV           tTHOLD(off2)         Tri           tTSKF         Tri           tTSKR         Tri           tSKR         Tri	ow-level input voltage igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM	Pulldown (to GND)		0.2		V V V
	igh-level input voltage ysteresis ri-state voltage ri-state activation time (falling) WM					V V
V <sub>IHH</sub> Hy           V <sub>TS</sub> Tri           t <sub>THOLD(off1</sub> )         PV           t <sub>THOLD(off2</sub> )         Tri           t <sub>THOLD(off2</sub> )         PV           t <sub>TSKF</sub> Tri           t <sub>TSKF</sub> Tri           t <sub>TSKR</sub> Tri           t <sub>SRD(PWM)</sub> Tri	ysteresis ri-state voltage ri-state activation time (falling) WM				2.0	V
$\begin{array}{c c} V_{TS} & Tri \\ t_{THOLD(off1)} & PV \\ t_{THOLD(off2)} & PV \\ t_{TSKF} & Tri \\ t_{TSKF} & Tri \\ t_{TSKR} & Tri \\ t_{TSKR} & Tri \\ t_{3RD(PWM)} & Tri \\ \end{array}$	ri-state voltage ri-state activation time (falling) WM		1.3		2.0	
t <sub>THOLD(off1)</sub> Tri PV t <sub>THOLD(off2)</sub> t <sub>TSKF</sub> t <sub>TSKR</sub> t <sub>TSKR</sub> t <sub>TSKR</sub> t <sub>3RD(PWM)</sub> Tri SK	ri-state activation time (falling) WM		1.3	<i>c</i> -	2.0	V
tthold(off1) PV tthold(off2) Tri PV ttskf <u>Tri</u> SK t <sub>tskr</sub> <u>Tri</u> t <sub>tskr</sub> <u>Tri</u> sk	WM					
tthold(off2) PV ttskf Triskf ttskr Triskr ttskr Triskr tsrd(PWM) Tri				60		ns
<sup>t</sup> TSKF SK <sup>t</sup> TSKR Tri t <sub>3RD(PWM)</sub> Tri	ri-state activation time (rising) WM			60		ns
t <sub>3RD(PWM)</sub> Tri	ri-state activation time (falling) KIP			1		μs
	ri-state activation time (rising) KIP			1		μs
tapp( <u>ekip)</u> Tri	ri-state exit time PWM				100	ns
SKD(SKIF) ···	ri-state exit time SKIP				50	μs
HIGH-SIDE GATE	E DRIVER (DRVH)					
t <sub>R(DRVH)</sub> Ris	ise time	DRVH rising, C <sub>DRVH</sub> = 3.3 nF; 20% to 80%		30		ns
t <sub>RPD(DRVH)</sub> Ris	ise time propogation delay	C <sub>DRVH</sub> = 3.3 nF		40		ns
R <sub>SRC</sub> So	ource resistance	Source resistance, $(V_{BST} - V_{SW}) = 5 V$ , high state, $(V_{BST} - V_{DRVH}) = 0.1 V$		4	8	Ω
t <sub>F(DRVH)</sub> Fa	all time	DRVH falling, $C_{DRVH} = 3.3 \text{ nF}$		8		ns
	all-time propagation delay	$C_{DRVH} = 3.3 \text{ nF}$		25		ns
× /	-	Sink resistance, (V <sub>BST</sub> – V <sub>SW</sub> ) forced to 5 V,		0.5	1.6	Ω
R <sub>DRVH</sub> DR	ink resistance	low state $(V_{DRVH} - V_{SW}) = 0.1 V$			1	

(1) Specified by design. Not production tested.


# **Electrical Characteristics (continued)**

These specifications apply for  $-40^{\circ}C \le T_J \le 105^{\circ}C$ , and  $V_{VDD} = 5 \text{ V}$  unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW-SIDE	GATE DRIVER (DRVL)					
t <sub>R(DRVL)</sub>	Rise time	DRVL rising, C <sub>DRVL</sub> = 3.3 nF; 20% to 80%		15		ns
t <sub>RPD(DRVL)</sub>	Rise time propagation delay	C <sub>DRVL</sub> = 3.3 nF		35		ns
R <sub>SRC</sub>	Source resistance	Source resistance, $(V_{VDD}-GND) = 5$ V, high state, $(V_{VDD} - V_{DRVL}) = 0.1$ V		1.5	3	Ω
t <sub>F(DRVL)</sub>	Fall time	DRVL falling, C <sub>DRVL</sub> = 3.3 nF		10		ns
t <sub>FPD(DRVL)</sub>	Fall-time propagation delay	C <sub>DRVL</sub> = 3.3 nF		15		ns
R <sub>SNK</sub>	Sink resistance	Sink resistance, $(V_{VDD}-GND) = 5 V$ , low state, $(V_{DRVL} - GND) = 0.1 V$		0.4	1.6	Ω
R <sub>DRVL</sub>	DRVL to GND resistance <sup>(1)</sup>			100		kΩ
GATE DRIV	ER DEAD-TIME					
t <sub>R(DT)</sub>	Rising edge		0	20	35	ns
t <sub>F(DT)</sub>	Falling edge		0	10	25	ns
ZERO CROS	SSING COMPARATOR					
V <sub>ZX</sub>	Zero crossing offset	SW voltage rising	-2.25	0	2.00	mV
BOOTSTRA	P SWITCH					
V <sub>FBST</sub>	Forward voltage	I <sub>F</sub> = 10 mA		120	240	mV
I <sub>RLEAK</sub>	Reverse leakage	$(V_{BST} - V_{VDD}) = 25 V$			2	μA
R <sub>DS(on)</sub>	On-resistance			12	24	Ω



## 6.6 Typical Characteristics




SLUSBA6B - DECEMBER 2012 - REVISED OCTOBER 2015



www.ti.com


## **Typical Characteristics (continued)**





## 6.7 Typical Power Block MOSFET Characteristics

Power block MOSFET: CSD87330, Inductor: 0.22 μF, 1.1-mΩ DCR






## 7 Detailed Description

### 7.1 Overview

The TPS51604 device is a synchronous-buck MOSFET driver designed to drive both high-side and low-side MOSFETs. It allows high-frequency operation with current driving capability matched to the application. The integrated boost switch is internal. The TPS51604 device employs dead-time reduction control and shoot-through protection, which helps avoid simultaneous conduction of high-side and low-side MOSFETs. Also, the drivers improve light-load efficiency with integrated DCM-mode operation using adaptive crossing detection. Typical applications yield a steady-state duty cycle of 60% or less. For high steady-state duty cycle applications, including a small external Schottky diode may help to ensure sufficient charging of the bootstrap capacitor.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 UVLO Protection

The UVLO comparator evaluates the VDD voltage level. As  $V_{VDD}$  rises, both DRVH and DRVL hold actively low at all times until  $V_{VDD}$  reaches the higher UVLO threshold ( $V_{UVLO_H}$ ). Then, the driver becomes operational and responds to PWM and SKIP commands. If VDD falls below the lower UVLO threshold ( $V_{UVLO_L} = V_{UVLO_H} - Hysteresis$ ), the device disables the driver and drives the outputs of DRVH and DRVL actively low. Figure 15 shows this function.

### CAUTION

Do not start the driver in the very low power mode ( $\overline{SKIP}$  = Tri-state).



### Feature Description (continued)





Figure 15. UVLO Operation

#### 7.3.2 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pullup to maintain the voltage within the tri-state window during low-power modes. Operation into and out of a tri-state condition follows the timing diagram outlined in Figure 16.

When VDD reaches the UVLO\_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined as the PWM voltage range between PWM logic high ( $V_{IH}$ ) and logic low ( $V_{IL}$ ) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3-V (typical) and 5-V (typical) PWM drive signals.

When the PWM exits the tri-state condition, the driver enters CCM for a period of 4  $\mu$ s, regardless of the state of the SKIP pin. Typical operation requires this time period in order for the auto-zero comparator to resume.







### Feature Description (continued)

## 7.3.3 SKIP Pin

The SKIP pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When SKIP is high, the ZX comparator disables, and the converter enters FCCM mode. When the SKIP pin is in a tri-state condition, typical operation forces the gate driver outputs low and the driver enters a very-low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When the SKIP pin voltage is pulled either low or high, the driver wakes up and is able to accept PWM pulses in less than 50 µs.

Table 1 shows the logic functions of UVLO, PWM, SKIP, DRVH, and DRVL.

UVLO	PWM	SKIP	DRVL	DRVH	MODE
Active	—	—	Low	Low	Disabled
Inactive	Low	Low	High <sup>(1)</sup>	Low	DCM <sup>(1)</sup>
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	Low power
Inactive	_	Tri-state	Low	Low	Very-low power

Table 1. Logic Functions of the TPS51604

(1) Until zero crossing protection occurs.

### 7.3.3.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

#### 7.3.4 Adaptive Dead-Time Control and Shoot-Through Protection

The driver utilizes an anti-shoot-through and adaptive dead-time control to minimize low-side body diode conduction time and maintain high efficiency. When the PWM input voltage becomes high, the low-side MOSFET gate voltage begins to fall after a propagation delay. At the same time, DRVL voltage is sensed, and high-side driving voltage starts to increase after DRVL voltage is lower than a proper threshold.




Figure 17. Rise and Fall Timing and Propagation Delay Definitions



Typical operation manages to near zero the dead-time between the low-side gate turn-off to high-side gate voltage turn-on, and high-side gate turn-off to low-side gate turn-on, in order to avoid simultaneous conduction of both MOSFETs, as well as to reduce body diode conduction and recovery losses. This operation also reduces ringing on the leading edge of the SW waveform.




Figure 18. Dead-Time Definitions

### 7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and BST pin is replaced by a FET, which is gated by the DRVL signal.

### 7.4 Device Functional Modes

The TPS51604 device operates in CCM mode when the  $\overline{SKIP}$  pin is high, and it enters DCM mode when the  $\overline{SKIP}$  pin is low. When both the  $\overline{SKIP}$  pin and the PWM pin are in a tri-state condition, it forces the gate driver outputs low and the driver enters a very-low-power state.

TEXAS INSTRUMENTS

www.ti.com

# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information


The TPS51604 driver is optimized for high-frequency CPU  $V_{CORE}$  applications. Advanced features such reduced dead-time drive and Auto Zero Crossing are used to optimize efficiency over the entire load range.

### 8.2 Typical Application

Figure 19 and Figure 20 show a 2-phase design example where TPS51604 device works with the TPS51632 controller and the CSD87381 power block.



## **Typical Application (continued)**







# **Typical Application (continued)**






Figure 20. Driver, Power Block, and Output Stage Schematic



### **Typical Application (continued)**

### 8.2.1 Design Requirements

The design example uses the input parameters summarized in Table 2.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		6	12	20	V
V <sub>OUT</sub>	Output voltage			1.2		V
$V_{P_P}$	Output ripple voltage	I <sub>OUT</sub> = 12 A		20		mV
I <sub>OUT</sub>	Output current		0		12	А
η	Efficiency	I <sub>OUT</sub> = 12 A, V <sub>IN</sub> - 12 V		80%		
f <sub>SW</sub>	Switching frequency			1000		kHz

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Step 1: Select the Input (VDD) Capacitor

A 5-V power supply is suggested for VDD. Placed a ceramic capacitor with a value of 1 uF or greater between VDD and GND.

#### 8.2.2.2 Step 2: Select Boot Capacitor and Boot Resistor

The boot capacitor is the power supply for high-side driver. Place a ceramic capacitor with a value of 0.1  $\mu$ F or greater between the BST pin and the SW pin.

To reduce the voltage spike on switch node, use a boot resistor with a value of several Ohms in series with boot capacitor to slow the turn-on of high-side FET.

#### 8.2.2.3 Step 3: Establish Connection Between TPS51604 and Controller

Connect the PWM pin of the TPS51604 device to the PWM pin of the controller. The TRIP pins can be used for DCM mode or very-low-power state. Leave the TRIP pin floating if it is not in use.

#### 8.2.2.4 Step 4: Establish Connection Between TPS51604 and the Power Block

Connect the DRVH pin of the TPS51604 device to the gate of the high-side FET of the power block. Connect the DRVL pin of the TPS51604 device to the gate of the low-side FET of the power block. Connect the SW pins of the TPS51604 device to the switch node as required by the high-side driver fo the power block.

TPS51604


SLUSBA6B-DECEMBER 2012-REVISED OCTOBER 2015

www.ti.com

NSTRUMENTS

**Texas** 

### 8.2.3 Application Curves





# 9 Power Supply Recommendations

The voltage range for the VDD pin is between 4.5 V and 5.5 V. A 5-V power supply is recommended for the VDD pin of the TPS51604 device.

# 10 Layout

# 10.1 Layout Guidelines

To improve the switching characteristics and design efficiency, these layout rules must be considered:

- Locate the driver as close as possible to the MOSFETs.
- Locate the VDD and bootstrap capacitors as close as possible to the driver.
- Pay special attention to the GND trace. Use the thermal pad of the package as the GND by connecting it to the GND pin. The GND trace or pad from the driver goes directly to the source of the MOSFET, but should not include the high current path of the main current flowing through the drain and source of the MOSFET.
- Use a similar rule for the switch-node as for the GND.
- Use wide traces for DRVH and DRVL closely following the related SW and GND traces. A width of between 80 and 100 mils is preferable where possible.
- Place the bypass capacitors as close as possible to the driver.
- Avoid PWM and enable traces going close to the SW and pad where high dV/dT voltage can induce significant noise into the relatively high-impedance leads.

A poor layout can decrease the reliability of the entire system.

### **10.2 Layout Example**




Figure 24. Layout Recommendation

TEXAS INSTRUMENTS

www.ti.com

## **11** Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

For the Power Stage Designer, go to www.ti.com/tool/powerstage-designer.

### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

- TPS51632 3-2-1 Phase D-Cap+ <sup>™</sup>Step-Down Driverless Controller for Tegra® CPUs SLUSBM3
- CSD87330 30-V Synchronous Buck NexFET™ Power Block SLPS284

### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

D-Cap+, NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51604DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1604	Samples
TPS51604DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1604	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF TPS51604 :

• Automotive: TPS51604-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51604DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51604DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Nov-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS51604DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS51604DSGT	WSON	DSG	8	250	210.0	185.0	35.0

# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DSG0008A

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DSG0008A

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated