

# TPS389C03-Q1 Multichannel Overvoltage and Undervoltage I<sup>2</sup>C Programmable Voltage Supervisor and Monitor with Q&A Watchdog

## 1 Features

- ASIL-D functional safety-compliant
  - Documentation to aid ISO 26262 system design
  - Systematic capability up to ASIL D
  - Hardware capability up to ASIL D
- AEC-Q100 gualified with the following results:
  - Device temperature grade 1: -40°C to +125°C
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C7B
- Q&A Watchdog to monitor SoC software operation
  - Programmable OPEN/CLOSE watchdog timing through I<sup>2</sup>C (1ms to 864ms)
  - Start-up delay for SoC boot up initialization (2ms to 3.46s)
  - Programmable maximum violation count (up to 7) before WDO assertion
  - Watchdog disable pin (WDE)
- Monitor state-of-the art SOCs
  - Three channels with three remote sense (TPS389C03-Q1)
  - Input voltage range: 2.6V to 5.5V
  - Undervoltage lockout (UVLO): 2.6V
  - High threshold accuracy:
  - ± 5mV (-40°C to +125°C)
  - Built-in ADC for voltage readouts
  - Fixed window threshold levels
  - 5mV steps from 0.2V to 1.475V
    - 20mV steps in other ranges
- Miniature solution and minimal component cost
  - 3mm × 3mm QFN package
  - User adjustable voltage threshold levels via I<sup>2</sup>C
  - User adjustable glitch immunity and hysteresis
  - levels via l<sup>2</sup>C
  - Designed for safety applications
    - Error Signal Monitoring (ESM)
      - Programmable ESM delay via I<sup>2</sup>C (1ms to 864ms)

- Cyclic Redundancy Checking (CRC)
- Packet Error Checking (PEC)
- Active-low open-drain NIRQ, NRST, and WDO outputs

## 2 Applications

- Advanced driver assistance system (ADAS)
- Sensor fusion
  - Level 3 to Level 5 Autonomous Platforms

## **3 Description**

The TPS389C03-Q1 device is an integrated multichannel window monitor reset IC with three remote sense pins available in a 16-pin 3mm × 3mm QFN package.

This highly accurate multichannel voltage supervisor is designed for systems that operate on lowvoltage supply rails and have narrow margin supply tolerances. Internal glitch immunity and noise filters further eliminate false resets resulting from erroneous signals. This TPS389C03-Q1 device does not require any external resistors for setting overvoltage and undervoltage reset thresholds, which further optimizes overall accuracy, cost, solution size, and improves reliability for safety systems. I<sup>2</sup>C functionality gives flexibility in selecting thresholds, reset delays, glitch filters, and pin functionality. This device offers CRC error checking and a built-in ADC for voltage readouts to provide redundant error checking. The device has a built in Q&A watchdog and Error Signal monitor with independent watchdog enable and watchdog output.

#### **Package Information**

| PART NUMBER  | PACKAGE (1)    | PACKAGE SIZE <sup>(2)</sup> |
|--------------|----------------|-----------------------------|
| TPS389C03-Q1 | RTE (WQFN, 16) | 3mm × 3mm                   |

For all available packages, see Section 12. (1)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



TPS389C03-Q1 Typical Circuit





## **Table of Contents**

| 1 Features1                          |
|--------------------------------------|
| 2 Applications1                      |
| 3 Description1                       |
| 4 Device Comparison                  |
| 5 Pin Configuration and Functions    |
| 6 Specifications                     |
| 6.1 Absolute Maximum Ratings6        |
| 6.2 ESD Ratings6                     |
| 6.3 Recommended Operating Conditions |
| 6.4 Thermal Information7             |
| 6.5 Electrical Characteristics7      |
| 6.6 Timing Requirements9             |
| 7 Detailed Description12             |
| 7.1 Overview12                       |
| 7.2 Functional Block Diagram12       |
| 7.3 Feature Description13            |
| 7.4 Device Functional Modes44        |
| 8 Register Maps46                    |

| 8.1 Registers Overview                         | 46                       |
|--|--------------------------|
| 9 Application and Implementation               |                          |
| 9.1 Application Information                    | 117                      |
| 9.2 Typical Application                        | 118                      |
| 9.3 Power Supply Recommendations               | 130                      |
| 9.4 Layout                                     | 130                      |
| 10 Device and Documentation Support            | 1 <mark>3</mark> 2       |
| 10.1 Device Nomenclature                       | 132                      |
| 10.2 Documentation Support                     | 134                      |
| 10.3 Receiving Notification of Documentation U | pdates <mark>13</mark> 4 |
| 10.4 Support Resources                         | 134                      |
| 10.5 Trademarks                                | 134                      |
| 10.6 Electrostatic Discharge Caution           | 134                      |
| 10.7 Glossary                                  | 134                      |
| 11 Revision History                            | 134                      |
| 12 Mechanical, Packaging, and Orderable        |                          |
| Information                                    | 135                      |
|  |                          |



## 4 Device Comparison

Figure 4-1 illustrates the device nomenclature. See Table 4-1 and Table 4-2 for more detailed information regarding the configuration of currently released variants. Table 10-1 provides a more in depth description of register configuration and data value stored.

Table 4-3 provides a summary of available device functions and corresponding part number. Contact TI sales representatives or go online to TI's E2E forum for details and availability of other options; minimum order quantities apply.



Figure 4-1. TPS389C03-Q1 Device Nomenclature

| Table 4-1. TPS389C0x-Q1 Device Threshold Table | Table 4-1. | TPS389C0x-Q1 | Device <sup>-</sup> | Threshold <sup>•</sup> | Table |
|--|------------|--------------|---------------------|------------------------|-------|
|--|------------|--------------|---------------------|------------------------|-------|

| Ordering Code      | Monitor Channel<br>Count | Thresholds  | VMON2 (V) | VMON3 (V) | VMON4 (V) |
|--------------------|--------------------------|-------------|-----------|-----------|-----------|
| TPS389C0300CRTERQ1 | 2                        | UV_HF/OV_HF | 4.56/5.44 | 3.02/3.6  | 0.2/1.475 |
| IF3309C0300CRIERQI | 5                        | UV_LF/OV_LF | 4.56/5.44 | 3.02/3.6  | 0.2/1.475 |

#### Table 4-2. TPS389C0x-Q1 Device Configuration Table

| Ordering Code          | Functions        | Scaling | OV/UV<br>DEBOUNCE | LF<br>CUTOFF | BIST   | PEC      | WD Open<br>( ms ) | WD Close<br>( ms ) | Max WD<br>violation<br>count | l2c pull-<br>up<br>voltage<br>(v) |
|------------------------|------------------|---------|-------------------|--------------|--------|----------|-------------------|--------------------|------------------------------|-----------------------------------|
| TPS389C0300CR<br>TERQ1 | Monitor<br>LF/HF | 4/4/1   | 102.4 us          | 1kHz         | At POR | Disabled | 30                | 30                 | 2                            | 3.3V                              |

#### TPS389C03-Q1 SNVSCC2G - NOVEMBER 2022 - REVISED JANUARY 2025

| TEXAS<br>INSTRUMENTS<br>www.ti.com |
|------------------------------------|
|------------------------------------|

| Table 4-3. Multichannel Supervisor Summary Table |              |                  |                  |                  |              |                  |  |
|--|--------------|------------------|------------------|------------------|--------------|------------------|--|
| Specification                                    | TPS38900x-Q1 | TPS389R0x-Q1 (1) | TPS38800x-Q1 (1) | TPS388R0x-Q1 (1) | TPS389C0x-Q1 | TPS388C0x-Q1 (1) |  |
| Hardware ASIL<br>Rating                          | D            | D                | В                | В                | D            | В                |  |
| Monitoring<br>Channel Count                      | 4 to 8       | 4 to 7           | 4 to 8           | 4 to 7           | 3 to 6       | 3 to 6           |  |
| Monitoring Range                                 | 0.2 to 5.5V  | 0.2 to 5.5V      | 0.2 to 5.5V      | 0.2 to 5.5V      | 0.2 to 5.5V  | 0.2 to 5.5V      |  |
| Comparator<br>Monitoring (HF<br>Faults)          | √            | 1                | √                | ✓                | √            | 1                |  |
| ADC Monitoring<br>(LF Faults)                    | $\checkmark$ | 1                | x                | х                | $\checkmark$ | x                |  |
| Watchdog   | х            | x                | x                | x                | Q&A          | Window           |  |
| Voltage Telemetry                                | ✓            | 1                | x                | x                | ✓            | x                |  |
| Monitor Glitch<br>Filtering                      | $\checkmark$ | 1                | 1                | ✓                | √            | 1                |  |
| Sequence Logging                                 | ✓            | x                | √                | х                | $\checkmark$ | 1                |  |
| NIRQ PIN   | √            | 1                | 1                | ✓                | √            | 1                |  |
| NRST PIN   | х            | 1                | x                | √                | $\checkmark$ | 1                |  |
| SYNC PIN   | $\checkmark$ | x                | x                | x                | х            | x                |  |
| WDO PIN  | х            | x                | x                | x                | $\checkmark$ | 1                |  |
| WDI PIN  | х            | x                | x                | x                | х            | 1                |  |
| ESM PIN  | х            | x                | x                | x                | √            | x                |  |

Table 4-3. Multichannel Supervisor Summary Table

(1) Preview, contact TI sales representatives or on TI's E2E forum for details and availability of other options



## **5** Pin Configuration and Functions



Figure 5-1. RTE Package 16-Pin WQFN TPS389C03-Q1 Top View

#### **Table 5-1. Pin Functions**

| PIN |              |     |  |
|-----|--------------|-----|--|
| NO  | TPS389C03-Q1 |     | DESCRIPTION                            |
| NO. | NAME         |     |  |
| 1   | MON3         | 1   | Voltage monitor channel 3              |
| 2   | RS_3         | I   | Remote sense for channel 3             |
| 3   | MON4         | I   | Voltage monitor channel 4              |
| 4   | RS_4         | 1   | Remote sense for channel 4             |
| 5   | WDO          | 0   | Open drain pin for Watch Dog errors    |
| 6   | GND          | -   | Power ground                           |
| 7   | ESM          | I   | Error signal monitor                   |
| 8   | VDD          | -   | Power supply rail                      |
| 9   | NRST         | 0   | Open drain Reset pin                   |
| 10  | MON2         | 1   | Voltage monitor channel 2              |
| 11  | RS_2         | I   | Remote sense for channel 2             |
| 12  | WDE          | I   | Watch dog enable                       |
| 13  | NIRQ         | 0   | Active-low open-drain interrupt output |
| 14  | ADDR         | 1   | I <sup>2</sup> C address select pin    |
| 15  | SDA          | I/O | I <sup>2</sup> C data pin              |
| 16  | SCL          | 1   | I <sup>2</sup> C clock pin             |
| 17  | GND          | -   | Exposed power ground pad               |



## **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                            |  | MIN                         | MAX     | UNIT |
|----------------------------|--|-----------------------------|---------|------|
| Voltage                    | VDD  | -0.3                        | 6       | V    |
| Voltage                    | NIRQ,NRST,WDO,ESM,WDE                          | -0.3                        | 6       | V    |
| Voltage                    | SCL,SDA  | -0.3                        | VDD+0.3 | V    |
| Voltage                    | ADDR   | -0.3                        | 2       | V    |
| Voltage                    | MONx   | -0.3                        | 6       | V    |
| Current                    | NIRQ,NRST,WDO                                  |                             | ±10     | mA   |
|                            | Continuous total power dissipation             | See the Thermal Information |         |      |
| Temperature <sup>(2)</sup> | Operating junction temperature, $T_J$          | -40                         | 150     | °C   |
|                            | Operating free-air temperature, T <sub>A</sub> | -40                         | 125     | °C   |
|                            | Storage temperature, T <sub>stg</sub>          | -65                         | 150     | °C   |

(1) Stresses beyond values listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

### 6.2 ESD Ratings

|                    |                            |  |                         | VALUE | UNIT |  |
|--------------------|----------------------------|--|-------------------------|-------|------|--|
|                    |                            | Human-body model (HBM), per ANSI/ESDA/JEDE | C JS-001 <sup>(1)</sup> | ±2000 |      |  |
| V <sub>(ESD)</sub> | Electrostatic<br>discharge | Charged-device model (CDM), per AEC        | All pins                | ±500  | V    |  |
|                    | aleenarge                  | Q100-011                                   | Corner pins             | ±750  |      |  |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

### 6.3 Recommended Operating Conditions

|                                |   | MIN | NOM MAX | UNIT |
|--------------------------------|---|-----|---------|------|
| VDD                            | Supply pin voltage                          | 2.6 | 5.5     | V    |
| NIRQ,NRST,W<br>DO,ESM,WDE      | Pin voltage                                 | 0   | 5.5     | V    |
| I <sub>NIRQ,NRST,WDO</sub>     | Pin Currents                                | 0   | ±5      | mA   |
| ADDR                           | Address pin voltage                         | 0   | 1.8     | V    |
| MONx                           | Monitor Pins                                | 0   | 5.5     | V    |
| SCL,SDA                        | Pin Voltage                                 | 0   | VDD     | V    |
| R <sub>UP</sub> <sup>(1)</sup> | Pull-up resistor (Open Drain config)        | 1   | 100     | kΩ   |
| TJ                             | Junction temperature (free-air temperature) | -40 | 125     | S    |



### **6.4 Thermal Information**

|                       |  | TPS389C03-Q1 |      |
|-----------------------|--|--------------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | RTE (WQFN)   | UNIT |
|                       |  | PINS         |      |
| R <sub>θJA</sub>      | Junction-to-ambient thermal resistance       | 53.4         | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 51.4         | °C/W |
| R <sub>θJB</sub>      | Junction-to-board thermal resistance         | 17.2         | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | 0.3          | °C/W |
| Ψ <sub>JB</sub>       | Junction-to-board characterization parameter | 20.7         | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | 3.9          | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **6.5 Electrical Characteristics**

At 2.6V  $\leq$  VDD $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to V<sub>DD</sub>, NIRQ load = 10pF, and over the operating free-air temperature range of  $-40^{\circ}$ C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD= 3.3V.

|                                 | PARAMETER                                | TEST CONDITIONS                     | MIN  | TYP  | MAX   | UNIT |
|---------------------------------|--|-------------------------------------|------|------|-------|------|
| COMMON PA                       | RAMETERS                                 | 1                                   |      |      |       |      |
| VDD                             | Input supply voltage                     |                                     | 2.6  |      | 5.5   | V    |
| (55                             | Rising Threshold                         |                                     | 2.67 |      | 2.81  | V    |
| VDD <sub>UVLO</sub>             | Falling Threshold                        |                                     | 2.48 |      | 2.6   | V    |
| V <sub>POR</sub>                | Power on Reset Voltage <sup>(2)</sup>    |                                     |      |      | 1.65  | V    |
| I <sub>DD_Active</sub>          | Supply current into VDD pin              | VDD≤5.5V                            |      | 1550 | 2000  | μA   |
| V <sub>MONX</sub>               | MON voltage range                        |                                     | 0.2  |      | 5.5   | V    |
| I <sub>MONX</sub>               | Input current MONx pins                  | V <sub>MON</sub> =5V                |      |      | 20    | μA   |
|                                 | 1x mode (No scaling)                     |                                     | 0.2  |      | 1.475 | V    |
| VMON_LF                         | 4x mode                                  |                                     | 0.8  |      | 5.5   | V    |
|                                 | 1x mode (No scaling)                     |                                     | 0.2  |      | 1.475 | V    |
| VMON_HF                         | 4x mode                                  |                                     | 0.8  |      | 5.5   | V    |
| Threshold                       | 1x mode (No scaling)                     |                                     |      | 5    |       | mV   |
| Granularity_L<br>F              | 4x mode                                  |                                     |      | 20   |       | mV   |
| Threshold<br>Granularity_<br>HF | 1x mode (No scaling)                     |                                     |      | 5    |       | mV   |
| Threshold<br>Granularity_<br>HF | 4x mode                                  |                                     |      | 20   |       | mV   |
|                                 |  | 0.2V≤V <sub>MONX</sub> ≤1.0V        | -6   |      | 6     | mV   |
|                                 | 1/// AONI                                | 1.0V <v<sub>MONX≤1.475V</v<sub>     | -7.5 |      | 7.5   | mV   |
| Accuracy_HF                     | VMON                                     | 1.475V <v<sub>MONX≤2.95V</v<sub>    | -0.6 |      | 0.6   | %    |
|                                 |  | V <sub>MONX</sub> >2.95V            | -0.7 |      | 0.7   | %    |
|                                 | Hysteresis on UV,OV pin(Hysteresis is    | 0.2V≤V <sub>MONX</sub> ≤1.475V      |      | 5    | 11    | mV   |
| V <sub>HYS_HF</sub>             | with respect of the tripoint ((UV),(OV)) | 1.475V <v<sub>MONX≤2.95V</v<sub>    |      | 9    | 16    | IIIV |
|                                 | (1)                                      | VMONX>2.95V                         |      | 17   | 28    | mV   |
| MON_OFF                         | OFF Voltage threshold                    | Monitored falling edge of $V_{MON}$ | 140  |      | 215   | mV   |
| NIRQ                            | On resistance- when asserted Low         | Open Drain                          |      | 12   | 17    | Ω    |
| V <sub>OL</sub>                 | Low level output voltage-NIRQ            | NIRQ, 5.5V/5mA                      |      |      | 100   | mV   |

Copyright © 2025 Texas Instruments Incorporated

## 6.5 Electrical Characteristics (continued)

At 2.6V  $\leq$  VDD $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to V<sub>DD</sub>, NIRQ load = 10pF, and over the operating free-air temperature range of -40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD= 3.3V.

|                      | PARAMETER                                  | TEST CONDITIONS  | MIN           | TYP  | MAX           | UNIT |
|----------------------|--|--|---------------|------|---------------|------|
| lkg(OD)              | Open-Drain output leakage current-<br>NIRQ | NIRQ pin in High Impedance,VNIRQ=<br>5.5, Not asserted |               |      | 90            | nA   |
| NRST                 | On resistance- when asserted Low           | Open Drain   |               | 10   | 15            | Ω    |
| / <sub>OL</sub>      | Low level output voltage-NRST              | NRST , 5.5V/5mA  |               |      | 100           | mV   |
| lkg(OD)              | Open-Drain output leakage current-<br>NRST | NRST pin in High Impedance,VNRST=<br>5.5, Not asserted |               |      | 600           | nA   |
| WDO                  | On resistance- when asserted Low           | Open Drain   |               | 12   | 17            | Ω    |
| V <sub>OL</sub>      | Low level output voltage-WDO               | WDO , 5.5V/5mA   |               |      | 100           | mV   |
| I <sub>lkg(OD)</sub> | Open-Drain output leakage current-<br>WDO  | WDO pin in High Impedance,VNRST=<br>5.5, Not asserted  |               |      | 500           | nA   |
| ESM_L                | Logic Low Input                            |  |               |      | 0.24 x<br>VDD | V    |
| ESM_H                | Logic High Input                           | VDD>4.5  | 0.55 x<br>VDD |      |               | V    |
|                      |  | VDD<4.5  | 0.6 x<br>VDD  |      |               | V    |
| llkg(ESM)            | Leakage current                            | ESM=5.5V   |               |      | 75            | μA   |
| WDE_L                | Logic Low Input                            |  |               |      | 0.36          | V    |
| WDE_H                | Logic High Input                           |  | 1.26          |      |               | V    |
| llkg(WDE)            | Leakage current                            | WDE=5.5V   | ÷             |      | 5             | μA   |
| I <sub>ADDR</sub>    | ADDR pin current                           |  | ·             | 20   |               | μA   |
|                      |  | R=5.36k  |               | 0x30 |               |      |
|                      |  | R=16.2k  |               | 0x31 |               |      |
|                      |  | R=26.7k  |               | 0x32 |               |      |
| I2C ADDR             | (Hex format)                               | R=37.4k  | ÷             | 0x33 |               |      |
|                      | (nex lonnar)                               | R=47.5k  | ·             | 0x34 |               |      |
|                      |  | R=59.0k  |               | 0x35 |               |      |
|                      |  | R=69.8k  |               | 0x36 |               |      |
|                      |  | R=80.6k  |               | 0x37 |               |      |
| TSD                  | Thermal Shutdown                           |  | ÷             | 155  |               | °C   |
| TSD Hys              | Thernal Shutdown Hysterisis                |  | ·             | 25   |               | °C   |
| RS                   | Remote sense range                         |  | -100          |      | 100           | mV   |
| ADC SPECIF           | CATION                                     |  |               |      |               |      |
| Vin                  | Input Range                                |  | 0.2           |      | 5.5           | V    |
| Resolution           | 1x mode                                    | 0.2V≤VMON≤1.475V                                       |               | 5    |               | mV   |
|                      | 4x mode                                    | VMON>1.475V  |               | 20   |               | mV   |
| f <sub>S</sub>       | Sample Rate                                |  |               | 125  |               | ksps |
| Accuracy_LF          | VMON,1x mode                               | 0.2V≤VMON≤1.475V                                       | -12           |      | +12           | mV   |
|                      | VMON, 4x mode                              | VMON>1.475V  | -40           |      | +40           | mV   |
| I2C ELECTRI          | CAL SPECIFICATIONS                         |  |               |      | i             |      |
| N/                   | Hysteresis LF Faults, 1x mode              | 0.2V≤VMON≤1.475V                                       |               | 10   | 15            | mV   |
| V <sub>HYS_LF</sub>  | Hysteresis LF Faults, 4x mode              | VMON>1.475V  |               | 40   | 55            | mV   |
| C <sub>B</sub>       | Capacitive load for SDA and SCL            |  |               |      | 400           | pF   |
| SDA,SCL              | Low Threshold                              | DEV_CONFIG.SOC_IF=0                                    |               |      | 0.84          | V    |



### 6.5 Electrical Characteristics (continued)

At 2.6V  $\leq$  VDD $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to V<sub>DD</sub>, NIRQ load = 10pF, and over the operating free-air temperature range of - 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD= 3.3V.

|         | PARAMETER      | TEST CONDITIONS     | MIN  | TYP | MAX | UNIT |
|---------|----------------|---------------------|------|-----|-----|------|
| SDA,SCL | High Threshold | DEV_CONFIG.SOC_IF=0 | 2.31 |     |     | V    |

(1) Hysteresis is with respect of the trip point  $(V_{IT-(UV)}, V_{IT+(OV)})$ .

(2) V<sub>POR</sub> is the minimum V<sub>DDX</sub> voltage level for a controlled output state.

### 6.6 Timing Requirements

At 2.6V  $\leq$  VDD  $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to VDD, NIRQ load = 10pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD = 3.3V.

|                         |   |                                 | MIN | NOM | MAX | UNIT |
|-------------------------|---|---------------------------------|-----|-----|-----|------|
| COMMON F                | PARAMETERS  |                                 |     |     |     |      |
| t <sub>BIST</sub>       | POR to ready with BIST, TEST_CFG.AT_POR=1   | includes OTP load               |     |     | 12  | ms   |
| tNBIST                  | POR to ready without BIST, TEST_CFG.AT_POR=0  | includes OTP load               | ·   |     | 2   | ms   |
| BIST                    | BIST time,TEST_CFG.AT_POR=1 or<br>TEST_CFG.AT_SHDN=1                                |                                 |     |     | 10  | ms   |
| t <sub>I2C_ACT</sub>    | I2C active from BIST complete   |                                 |     |     | 0   | μs   |
| INRST                   | Fault detection to NRST assertion latency   |                                 |     |     | 25  | μs   |
| t <sub>WDO</sub>        | Fault detection to WDO assertion latency  |                                 |     |     | 25  | μs   |
| t <sub>NIRQ</sub>       | Fault detection to NIRQ assertion latency (except OV/UV faults)                     |                                 |     |     | 25  | μs   |
| t <sub>PD_NIRQ_1X</sub> | HF fault Propagation detect delay (default deglitch filter) includes digitial delay | VIT_OV/UV +/-<br>100mV          |     |     | 650 | ns   |
| t <sub>PD_NIRQ_4X</sub> | HF fault Propagation detect delay (default deglitch filter) includes digitial delay | VIT_OV/UV +/-<br>400mV          |     |     | 750 | ns   |
|                         |   | I2C Register time<br>delay =000 |     | 200 | 730 | μs   |
|                         |   | I2C Register time<br>delay =001 |     | 1   |     | ms   |
|                         |   | I2C Register time<br>delay =010 |     | 10  |     | ms   |
|                         |   | I2C Register time<br>delay =011 |     | 16  |     | ms   |
| t <sub>D</sub>          | RESET time delay  | I2C Register time<br>delay =100 |     | 20  |     | ms   |
|                         |   | I2C Register time<br>delay =101 | 70  |     | ms  |      |
|                         |   | I2C Register time<br>delay =110 |     |     | ms  |      |
|                         |   | I2C Register time<br>delay =111 |     | 200 |     | ms   |

### 6.6 Timing Requirements (continued)

At 2.6V  $\leq$  VDD  $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to VDD, NIRQ load = 10pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD = 3.3V.

|                                |                                |                                 | MIN NOM | MAX   | UNIT |
|--------------------------------|--------------------------------|---------------------------------|---------|-------|------|
|                                |                                | I2C Register time<br>delay =000 | 1       |       | ms   |
|                                |                                | I2C Register time<br>delay =001 | 2       |       | ms   |
|                                |                                | I2C Register time<br>delay =010 | 5       |       | ms   |
| <b>.</b>                       | WDO delay                      | I2C Register time<br>delay =011 | 10      |       | ms   |
| t <sub>D_WD</sub>              | WDO delay                      | I2C Register time<br>delay =100 | 20      |       | ms   |
|                                |                                | I2C Register time<br>delay =101 | 50      |       | ms   |
|                                |                                | I2C Register time<br>delay =110 | 100     |       | ms   |
|                                |                                | I2C Register time<br>delay =111 | 200     |       | ms   |
|                                |                                | I2C Register time<br>delay =00  | 10      |       |      |
| t <sub>debounce_</sub> ES<br>M | Debounce time                  | I2C Register time<br>delay =01  | 25      |       | μs   |
|                                |                                | I2C Register time<br>delay =10  | 50      |       |      |
|                                |                                | I2C Register time<br>delay =11  | 100     |       |      |
| t <sub>GI_R</sub>              | UV & OV debounce range via I2C | FLT_HF(N)                       | 0.1     | 102.4 | μs   |



### 6.6 Timing Requirements (continued)

At 2.6V  $\leq$  VDD  $\leq$  5.5V, NIRQ Voltage = 10k $\Omega$  to VDD, NIRQ load = 10pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at VDD = 3.3V.

|                     |   |  | MIN  | NOM MAX | UNIT |
|---------------------|---|--|------|---------|------|
| I2C TIMIN           | NG CHARACTERISTICS                                    |  |      |         |      |
| f <sub>SCL</sub>    | Serial clock frequency                                | Standard mode                                  |      | 100     | kHz  |
| f <sub>SCL</sub>    | Serial clock frequency                                | Fast mode                                      |      | 400     | kHz  |
| f <sub>SCL</sub>    | Serial clock frequency                                | Fast mode +                                    |      | 1       | MHz  |
| t <sub>LOW</sub>    | SCL low time  | Standard mode                                  | 4.7  |         | μs   |
| t <sub>LOW</sub>    | SCL low time  | Fast mode                                      | 1.3  |         | μs   |
| t <sub>LOW</sub>    | SCL low time  | Fast mode +                                    | 0.5  |         | μs   |
| t <sub>HIGH</sub>   | SCL high time   | Standard mode                                  | 4    |         | μs   |
| t <sub>HIGH</sub>   | SCL high time   | Fast mode +                                    | 0.26 |         | μs   |
| t <sub>SU;DAT</sub> | Data setup time                                       | Standard mode                                  | 250  |         | ns   |
| t <sub>SU;DAT</sub> | Data setup time                                       | Fast mode                                      | 100  |         | ns   |
| t <sub>SU;DAT</sub> | Data setup time                                       | Fast mode +                                    | 50   |         | ns   |
| t <sub>HD;DAT</sub> | Data hold time  | Standard mode                                  | 10   |         | ns   |
| t <sub>HD;DAT</sub> | Data hold time  | Fast mode                                      | 10   |         | ns   |
| t <sub>HD;DAT</sub> | Data hold time  | Fast mode +                                    | 10   |         | ns   |
| t <sub>SU;STA</sub> | Setup time for a Start or Repeated Start condition    | Standard mode                                  | 4.7  |         | μs   |
| t <sub>SU;STA</sub> | Setup time for a Start or Repeated Start condition    | Fast mode                                      | 0.6  |         | μs   |
| t <sub>SU;STA</sub> | Setup time for a Start or Repeated Start condition    | Fast mode +                                    | 0.26 |         | μs   |
| t <sub>HD:STA</sub> | Hold time for a Start or Repeated Start condition     | Standard mode                                  | 4    |         | μs   |
| t <sub>HD:STA</sub> | Hold time for a Start or Repeated Start condition     | Fast mode                                      | 0.6  |         | μs   |
| t <sub>HD:STA</sub> | Hold time for a Start or Repeated Start condition     | Fast mode +                                    | 0.26 |         | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition      | Standard mode                                  | 4.7  |         | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition      | Fast mode                                      | 1.3  |         | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition      | Fast mode +                                    | 0.5  |         | μs   |
| t <sub>su;sто</sub> | Setup time for a Stop condition                       | Standard mode                                  | 4    |         | μs   |
| t <sub>su;sто</sub> | Setup time for a Stop condition                       | Fast mode                                      | 0.6  |         | μs   |
| t <sub>SU;STO</sub> | Setup time for a Stop condition                       | Fast mode +                                    | 0.26 |         | μs   |
| trDA                | Rise time of SDA signal                               | Standard mode                                  |      | 1000    |      |
| trDA                | Rise time of SDA signal                               | Fast mode                                      | 20   | 300     | ns   |
| trDA                | Rise time of SDA signal                               | Fast mode +                                    |      | 120     | ns   |
| tfDA                | Fall time of SDA signal                               | Standard mode                                  |      | 300     | ns   |
| tfDA                | Fall time of SDA signal                               | Fast mode                                      | 1.4  | 300     | ns   |
| tfDA                | Fall time of SDA signal                               | Fast mode +                                    | 6.5  | 120     | ns   |
| trCL                | Rise time of SCL signal                               | Standard mode                                  |      | 1000    | ns   |
| trCL                | Rise time of SCL signal                               | Fast mode                                      | 20   | 300     | ns   |
| trCL                | Rise time of SCL signal                               | Fast mode +                                    |      | 120     | ns   |
| tfCL                | Fall time of SCL signal                               | Standard mode                                  |      | 300     | ns   |
| tfCL                | Fall time of SCL signal                               | Fast mode                                      | 6.5  | 300     | ns   |
| tfCL                | Fall time of SCL signal                               | Fast mode +                                    | 6.5  | 120     | ns   |
| tSP                 | Pulse width of SCL and SDA spikes that are suppressed | Standard mode,<br>Fast mode and Fast<br>mode + |      | 50      | ns   |



## 7 Detailed Description

### 7.1 Overview

The TPS389C03-Q1 family of devices has three channels that can be configured for over voltage, under voltage or both in a window configuration. The TPS389C03-Q1 features a highly accurate window threshold voltages (up to  $\pm$ 5mV) and a variety voltage thresholds which can be factory configured or set on boot up by I2C commands.

The TPS389C03-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors.

The TPS389C03-Q1 is designed to assert active low output signals (NIRQ and/or NRST) when the monitored voltage is outside the safe window. The default configuration has the interrupts enabled for over voltage and under voltage faults, sequence timeout set for 1ms, BIST enabled at POR, and over voltage and under voltage debounce set for 102.4µs.

## 7.2 Functional Block Diagram



Figure 7-1. TPS389C03-Q1 Block Diagram



### 7.3 Feature Description

### 7.3.1 I<sup>2</sup>C

The TPS389C03-Q1 device follows the I<sup>2</sup>C protocol (up to 1MHz) to manage communication with host devices such as an MCU or System on Chip (SoC). I<sup>2</sup>C is a two wire communication protocol implemented using two signals, clock (SCL) and data (SDA). The host device is primary controller of communication. TPS389C03-Q1 device responds over the data line during read or write operation as defined by I<sup>2</sup>C protocol. Both SCL and SDA signals are open drain topology and can be used in a wired-OR configuration with other devices to share the communication bus. Both SCL and SDA pins need an external pull up resistance to supply voltage (10k $\Omega$  recommended).

Figure 7-2 shows the timing relationship between SCL and SDA lines to transfer 1 byte of data. SCL line is always controlled by host. To transfer 1 byte data, host needs to send 9 clocks on SCL. 8 clocks for data and 1 clock for ACK or NACK. SDA line is controlled by either host or TPS389C03-Q1 device based on the read or write operation. Figure 7-3 and Figure 7-4 highlight the communication protocol flow and which device controls SDA line at various instances during active communication.



Figure 7-2. SCL to SDA timing for 1 byte data transfer



## Master Controls SDA Line

Slave Controls SDA Line

## Write to One Register in a Device



Figure 7-4. I<sup>2</sup>C read protocol

Before initiating communication over I<sup>2</sup>C protocol, host needs to confirm the I<sup>2</sup>C bus is available for communication. Monitor the SCL and SDA lines, if any line is pulled low, the I<sup>2</sup>C bus is occupied. Host needs to wait until the bus is available for communication. Once the bus is available for communication, the host can initiate read or write operation by issuing a START condition. Once the I<sup>2</sup>C communication is complete, release the bus by issuing STOP command. Figure 7-5 shows how to implement START and STOP condition.





### Figure 7-5. I<sup>2</sup>C START and STOP condition

The SDA line can get stuck in logic low level if required number of clocks are not provided by the host. In this scenario, the host provides multiple clocks on SCL line until the SDA line goes high. After this event, host must issue  $l^2C$  stop command. This releases the  $l^2C$  bus and other devices can use the  $l^2C$  bus.

| Table 7-1 shows the different functionalit | v available when programming with $I^2C$ . |
|--|--|
|  | y available when programming warr 0.       |

| FUNCTIONS                                  | 7-1. User Programmable I <sup>2</sup> C Functions<br>DESCRIPTION             |
|--|--|
| Thresholds for OV/UV- HF                   | Adjustable in 5mV steps from 0.2V to 1.475V and 20mV steps from 0.8V to 5.5V |
| Thresholds for OV/UV - LF                  | Adjustable in 5mV steps from 0.2V to 1.475V and 20mV steps from 0.8V to 5.5V |
| Voltage Monitoring scaling                 | 1 or 4   |
| Glitch immunity for OV/UV- HF              | 0.1 us to 102.4 us   |
| Low Frequency Cutoff filter                | 250Hz to 4kHz  |
| Enable sequence timeout                    | 1ms to 4s  |
| Packet error checking for I <sup>2</sup> C | Enabling or Disabling  |
| Force NIRQ/NRST/WDO assertion              | Controlled by I <sup>2</sup> C register                                      |
| Individual channel MON                     | Enable or Disable  |
| Interrupt disable functions                | BIST, PEC, TSD, CRC  |
| ESM Threshold                              | 1ms to 864ms   |
| ESM Debounce                               | 10us to 100us  |
| Reset Delay                                | 200us to 200ms   |
| MAX Violation Count                        | 0 to 7   |
| Watchdog Startup Delay Multiplier          | 0 to 7   |
| Watchdog Open and Close Window Times       | 1ms to 864ms   |
| Watchdog Output Delay                      | 200us to 200ms (only applicable for non-latched WDO)                         |
| OV/UV/ESM/WDT                              | Mappable individually to NIRQ, NRST, and WDO                                 |



#### 7.3.2 Maskable Interrupt (AMSK)

In the case of power up, AMSK\_ON register applies. AMSK\_ON masks interrupts until the MON voltage crosses the UVLF threshold or sequence timeout expires whichever is sooner. In the case of power down AMSK\_OFF register applies. AMSK\_ON masks interrupts until the MON voltage is below the OFF threshold and then the OVLF interrupts are active.

Table 7-2 summarizes the auto-mask operation for power up and power down.

| TRANSITION | AUTO-MASK APPLIED | AUTO-MASK APPLIES<br>TO | AUTO-MASK INACTIVE  | INTERRUPTS ACTIVE<br>FOR MON CHANNELS<br>NOT IN AUTO-MASK |
|------------|-------------------|-------------------------|---|---|
| Power Up   | AMSK_ON           | ien uvlf, ien uvhf,     | SEQ_TOUT expires or rail<br>crosses UVLF                    | At Power Up   |
| Power Down | AMSK_OFF          | IEN_OVHF                | Auto-mask active in<br>transition until SEQ_TOUT<br>expires | Until SEQ_TOUT expires                                    |

#### 7.3.3 VDD

The TPS389C03-Q1 is designed to operate from an input voltage supply range between 2.6V to 5.5V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a  $1\mu$ F capacitor between the VDD pin and the GND pin.

 $V_{DD}$  needs to be at or above  $V_{DD(MIN)}$  for at least the start-up delay ( $t_{SD}$ +  $t_D$ ) for the device to be fully functional.

#### 7.3.4 MON

The TPS389C03-Q1 combines two comparators with a precision reference voltage and a trimmed resistor divider per monitor (MON) channel. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Both comparators also include built-in hysteresis that provides noise immunity and provides stable operation.

Each MON channel can be configured for Low Frequency (LF) and High Frequency (HF) fault detection. HF fault detection uses a comparator for UV and OV measurements referenced to the threshold voltage. A debounce filter for glitch immunity can be configured for HF faults using the FLT\_HF registers in BANK1 associated with each MON channel.

LF fault detection measures the voltage through an ADC that can be used to monitor voltage drift. The LF detection thresholds can be configured for various purposes. For example, the OVLF threshold can be set lower than the OVHF threshold for drift monitoring. Alternatively, the OVLF threshold can be set to overlap with the OVHF threshold for redundancy. LF and HF faults are configured using the UV\_HF, OV\_HF, UV\_LF, and OV\_LF registers in BANK1. Each MON channel has unique UV\_HF, OV\_HF, UV\_LF, and OV\_LF registers. The diagram shown in Figure 7-6 illustrates an example of how the LF and HF faults can be configured.



Figure 7-6. MON Channel State Diagram

Although not required in most cases, for noisy applications good analog design practice is to place a 1nF to 10nF bypass capacitor at the MON input to reduce sensitivity to transient voltages on the monitored signal. Specific debounce times or deglitch times can also be set independently for each MON via I<sup>2</sup>C registers

When monitoring VDD supply voltage, the MON pin can be connected directly to VDD. The outputs NIRQ and NRST are high impedance when voltage at the MON pin is between upper and lower boundary of threshold.

The MON channel settings can be adjusted by using the associated registers listed in the register maps found in Section 8. Using the register maps, the code example in Figure 7-7 demonstrates how MON2 can be reconfigured.



```
ADDR 30
11
              Go to Bank 1
WR F0 01
11
              Check UVHF, OVHF thresholds for MON2 and MON3
RD 30 //MON2 UVHF
RD 31 //MON2 OVHF
RD 40 //MON3 UVHF
RD 41 //MON3 OVHF
11
               Check UVLF, OVLF thresholds for MON2 and MON3
RD 32 //MON2 UVHF
RD 33 //MON2 OVHF
RD 42 //MON3 UVHF
RD 43 //MON3 OVHF
11
              Example change OVHF threshold MON2 to 5.5V
WR 31 EB
11
              Example change OVHF threshold MON2 to 5.48V
WR 31 EA
11
              Example change OVHF threshold MON2 to 5.44V
WR 31 E8
11
          Telemetry read the voltages being monitored
11
               Go to Bank 0
WR FO OO
RD 41 // MON2 Voltage
RD 42 // MON3 Voltage
11
       Simulate an OV fault on MON2
11
               Go to Bank 1
WR F0 01
WR 31 C8 // Change OVHF threshold to 4.8V
      NIRQ, NRST asserts (depends on mapping)
11
      Clearing OVHF fault MON2
11
11
               Go to Bank 0
WR FO OO
RD 16 // 02 READ SINCE OVHF on MON2
WR 16 02 // WRITE 1(bit 2) to clear
```

#### Figure 7-7. MON2 Setting Software Example

#### 7.3.5 NRST

The NRST pin features a programmable reset delay time that can be adjusted from 0.2ms to 200ms when using TI\_CONTROL register. NRST is an open-drain output that must be pulled up through a  $1k\Omega$  to  $100k\Omega$  pullup resistor. When the device is powered up and POR is complete, NRST is asserted low until the BIST is complete. After the BIST, NRST remains high (not asserted) until triggered by a mappable fault condition. An NRST\_MISMATCH fault is asserted if the NRST pin is pulled to an unexpected state. For example, if the NRST pin is in a high-impedance state (logic high) and is externally pulled low, then an NRST\_MISMATCH fault asserts. During an NRST toggle NRST mismatch is active after 2µs, NRST must exceed 0.6\*VDD to be considered in a logic high state.

NRST is mappable to the watchdog fault, and the ESM fault when using the IEN\_VENDOR register. If NRST is mapped to the ESM fault, the NRST pin asserts following the ESM delay and be de-asserted after the reset delay ( $t_D$ ). If NRST is mapped to the watchdog fault, the NRST pin asserts during a watchdog fault and de-asserts following the reset delay ( $t_D$ ).

NRST is also mappable to the OVHF and UVHF faults using the FC\_LF[n] registers. If a monitored voltage falls or rises outside of the programmed OVHF and UVHF thresholds, then NRST is asserted, driving the NRST pin



low. When the monitored voltage comes back into the valid window, a reset delay circuit is enabled that holds NRST low for a specified reset delay period ( $t_D$ ). Note if NRST is un-mapped from OVHF and UVHF faults while NRST is asserted then NRST deasserts, NRST reasserts when re-mapped assuming the voltage is still outside the valid window

The  $t_D$  period is determined by the RST\_DLY[2:0] value found in the TI\_CONTROL register. When the reset delay has elapsed, the NRST pin goes to a high-impedance state and uses a pullup resistor to hold NRST high. The pullup resistor must be connected to the proper voltage rail to allow other devices to be connected at the correct interface voltage. To ensure proper voltage levels, give some consideration when choosing the pullup resistor values. The pullup resistor value is determined by output logic low voltage (VOL), capacitive loading, and leakage current.

#### 7.3.6 NIRQ

NIRQ is a interrupt error ouput with latched behavior, if a monitored voltage falls or rises outside of the programmed OVHF and UVHF thresholds NIRQ is asserted. NIRQ remains in its low state until the action causing the fault is no longer present and a 1-to-clear is written to the bit signaling the fault. Un-mapping NIRQ from a fault reporting register does not de-assert the NIRQ signal. NIRQ is In a typical TPS389C03-Q1 application, the NIRQ output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP) or application-specific integrated circuit (ASIC), or other processor type].

The TPS389C03-Q1 has an open drain active low output that requires a pull-up resistor to hold these lines high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To meet proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{OL}$ , output capacitive loading, and output leakage current. These values are specified in Section 6. The open drain output can be connected as a wired-OR logic with other open drain signals such as another TPS389C03-Q1 NIRQ pin.

#### 7.3.7 ADC

The ADC used in the TPS389C03Q-1 runs on a 1MHz clock with an effective sampling rate of 1/8MHz (= 125kHz). Initially, the ADC records with a resolution of 12 bits (1LSB = 0.41667mV) which is later round off to 8-bit data for I<sup>2</sup>C transaction. (1LSB = 5mV) The ADC uses ping-pong architecture in which it requires 2us for both sampling and conversion per channel with a total of 2 sampling channels. While CH0 performs coarse conversion, CH1 does fine conversion and vice verse.

Digitized 8-bit data is updated once the fine conversion is completed, which occurs once every 8µs. Each I<sup>2</sup>C transaction initiated for reading 8-bit MON\_LVL data (the ADC data of a particular channel), 8-bit data is paused from updating until the I<sup>2</sup>C transaction completes.

Voltage scaling is done using a resistor ladder, but for differential mode channels, a chopping circuit is used to get the average of both of the voltages (VMON + VMON\_RS)/2 since VMON\_RS can be negative and can't be converted into an ADC code. VMON – VMON\_RS is calculated digitally by subtracting ((VMON + VMON\_RS) /2) from VMON and then multiplying by 2.

The MONX channels can be configured in 1x (0.2V to 1.475V) or 4x mode (0.8V to 5.5V). For differential mode channels configured in 1x mode, (MON1 and MON2) the ADC range is limited up to 1.7V. To configure an ADC channel above 1.7V, please use 4x mode.

Real time voltage measurements use.

V<sub>IvI</sub> = ((ADC[7:0] \* 5mV) + 0.2) \* (VRANGE\_MULT)

(1)

- 1. ADC[7:0] is translated to a corresponding decimal value. The value of ADC[7:0] corresponding to MON2-MON4 can be read from BANK0, registers 0x41 to 0x43 found in Table 8-1.
- 2. VRANGE\_MULT corresponds to the selected monitor voltage multiplier set in BANK1, register 0x1F of Table 8-26.
- 3. VRANGE\_MULT is set to a decimal 1 or 4 value depending on monitored value.



### 7.3.8 Packet Error Checking (PEC)

TPS389C03-Q1 supports Packet Error Checking (PEC) as a way to implement Cyclic Redundancy Checking (CRC). PEC is a dynamic CRC that happens only during read or write transactions if enabled. With the initial value of CRC set to 0x00, the PEC uses a CRC-8 represented by the polynomial:

$$C(x) = x^8 + x^2 + x + 1 \tag{2}$$

The polynomial is meant to catch any bit flips or noise in I2C communication which cause data and PEC byte to have a mismatch. The PEC calculation includes all bytes in the transmission, including address, command and data. The PEC calculation does not include ACK or NACK bits or START, STOP or REPEATED START conditions. If PEC is enabled, and the TPS389C03-Q1 is transmitting data, then the TPS389C03-Q1 is responsible for sending the PEC byte. If PEC is enabled, and the TPS389C03-Q1 is reveiving data from the MCU, then the MCU is responsible for sending the PEC byte. In case of faster communications needs like servicing the watchdog the required PEC feature can be effectively used to handle missing PEC information and to avoid triggering faults. Figure 7-8 and Figure 7-9 highlight the communication protocol flow when PEC is required and which device controls SDA line at various instances during active communication.



 Table 7-3 summarises the registers associated with a PEC Write command and resulting device behavior.

 7-4 summarises the registers associated with a PEC Read command and resulting device behavior.

| EN_PEC | REQ_PEC | PEC_INT | Interrupt Status  |  |
|--------|---------|---------|---|--|
| 0      | x       | х       | PEC byte is not required in write operation, NO NIRQ assertion.   |  |
| 1      | 0       | х       | A write command missing a PEC byte is treated as OK, the write command executes and result in<br>a I2C ACT. A write command with an incorrect PEC is treated as an error, the write command does<br>not execute and result in a I2C NACK. NO NIRQ assertion.  |  |
| 1      | 1       | 0       | A missing PEC is treated as an error, a write command executes only if the correct PEC byte is<br>provided. I2C communication still responds with an ACT although write command did not execute.<br>A write command with an incorrect PEC is treated as an error, the write command does not<br>execute and result in a I2C NACK. NO NIRQ assertion.  |  |
| 1      | 1       | 1       | A missing PEC is treated as an error, a write command executes only if the correct PEC byte is<br>provided. I2C communication still responds with an ACT although write command did not execute.<br>A write command with an incorrect PEC is treated as an error, the write command does not<br>execute and result in a I2C NACK. NIRQ is asserted when a write command with a incorrect or<br>missing PEC byte is attempted. |  |

#### Table 7-3. PEC Write Summary

Table 7-4. PEC Read Summary

| EN_PEC | REQ_PEC | PEC_INT | Interrupt Status  |
|--------|---------|---------|---|
| 0      | x       | х       | I2C read operation reponds with data stored in register, I2C read command does not respond with registers corresponding PEC byte. |
| 1      | x       | х       | I2C read operation responds with data stored in register and corresponding PEC byte.  |

### 7.3.9 Q&A Watchdog

The Question and Answer Watchdog requires specific data to be sent from the MCU to the TPS389C03-Q1 within a specific time interval.

The TPS389C03-Q1 generates questions for the MCU to read during the OPEN and CLOSE windows. Questions are read as the combination of ANSW\_CNT[1:0] and TOKEN[3:0] status bits found in the WD\_STAT\_QA register in BANK0. After reading a question, the MCU calculates the Reference Answer using the logic equations shown in Figure 7-10 and responds by writing the 8-bit answer into the WDT\_ANSWER register in BANK1. A code example for Reference Answer calculation is shown in Figure 7-13. For a typical application, changing the value of FDBK[1:0], found in the WDT\_QA\_CFG register in BANK1, from the default value of FDBK[1:0] = 00b is not required. However, FDBK[1:0] can be changed if a different Reference Answer calculation is needed. Question generation and answer calculations are explained in more detail in Section 7.3.9.1.









During one "event," the TPS389C03-Q1 generates three questions within the CLOSE window and one question within the OPEN window. The MCU must correctly read and answer all three questions within the specified CLOSE window and the question within the specified OPEN window for a "good event" to occur. At the start of an event, ANSW\_CNT[1:0] = 11b. A correctly answered question decrements ANSW\_CNT[1:0] to generate the next question. Once a good event occurs, ANSW\_CNT[1:0] is reset to ANSW\_CNT[1:0] = 11b, and the value of TOKEN[3:0] changes to generate a new set of questions for the next event.

An incorrectly answered question increments the violation count, resets the ANSW\_CNT[1:0] to ANSW\_CNT[1:0] = 11b, and restarts the CLOSE window. The maxmimum violation count, MAX\_VIOLATION\_COUNT[2:0], is programmed using the WDT\_CFG register in BANK1. When the violation count reaches its maximum value, the TPS389C03-Q1 WDO (latched) low, and asserts NIRQ and NRST low depending on the fault mapping. Note if NIRQ is un-mapped from watchdog fault reporting while NIRQ is asserted then NIRQ deasserts, NIRQ reasserts when re-mapped assuming the fault has not been cleared. A good event decrements the violation count if the violation count is not already equal to zero. When the watchdog enters the ldle state, the violation count is reset. When the the watchdog enters the suspend state, the violation count remains unchanged. The watchdog state diagram is illustrated in Figure 7-22.

Within an event, the CLOSE window time is a fixed value, and does not change if all three questions are answered faster than the set time. For example, if the CLOSE window time is set to 10ms, and the three questions are correctly answered in 5ms, then the TPS389C03-Q1 waits the remaining 5ms before transitioning to the OPEN window. During the OPEN window, if the question is answered faster than the selected OPEN window time, then the TPS389C03-Q1 automatically transitions on to the next event's CLOSE window. An incorrectly answered question within either the CLOSE or OPEN windows results in the TPS389C03-Q1 restarting the CLOSE window.

#### 7.3.9.1 Question and Token Generation

A question is presented to the MCU as a combination of the TOKEN[3:0] and the ANSW\_CNT[1:0] status bits found in the WD\_STAT\_WA register. ANSW\_CNT[1:0] has a default value of ANSW\_CNT[1:0] = 11b and is decremented when a question is answered correctly. The value of ANSW\_CNT[1:0] is reset to ANSW\_CNT[1:0] = 11b when a question is answered incorrectly or a good event is completed.

The watchdog uses the Token Counter (TOKEN\_CNT[3:0] bits Figure 7-12) and a Linear Feedback Shift Register (LFSR) to generate the 4-bit TOKEN[3:0]. The LFSR architecture can be configured using POLY[1:0] in the WDT\_QA\_CFG register in BANK1 as shown in Figure 7-12. In a typical application,not necessary to change the value of POLY[1:0] from the default 00b. However, POLY[1:0] can be configured if a different LFSR architecture is required. The diagram illustrated in Figure 7-11 represents how questions are generated by the watchdog.

During the watchdog startup state, the LFSR is set with the initial value SEED[3:0], which is located in the WDT\_QA\_CFG register in BANK1. SEED[3:0] has a default value of 0000b.

TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025





Figure 7-11. Watchdog Question Generation

At the end of a good event, the Token Counter is incremented, and the value of TOKEN[3:0] changes as a result of the mux and logic combinations shown in Figure 7-12.





A. A value of 0000b is a special seed and equates to 0001b, including the default loading of 0000b during power up.

#### Figure 7-12. Watchdog Question and Token Generation

Once the Token Counter has reached the maximum value of 1111b, the counter resets and provide a clock pulse to the LFSR. The clock pulse left shifts the value stored in the LFSR, which changes the value of the TOKEN[3:0]. During the special case of SEED[3:0] = 0000b, Bit 0 of the LFSR is incremented the first time the Token Counter resets. Subsequent Token Counter resets provides the typical clock pulse that left-shifts the LFSR. While left shifting, the value of seed cycles through values 1 to 15 as listed in Figure 7-12.

The mux devices that generate TOKEN[3:0] are configured using FDBK[1:0] (WDT\_QA\_CFG register in BANK1). Not necessary to change the value of FDBK[1:0] from the default value of 00b, and important to note that changing FDBK[1:0] also changes the logic equations required to calculate the reference answer. The different reference answer logic equations are listed below:

For FDBK[1:0] = 00b :

- Reference-Answer[0] = TOKEN[0] XOR (TOKEN[3] XOR ANSW\_CNT[1])
- Reference-Answer[1] = TOKEN[0] XOR (TOKEN[1] XOR TOKEN[2]) XOR ANSW\_CNT[1]
- Reference-Answer[2] = TOKEN[0] XOR (TOKEN[3] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[3] = TOKEN[2] XOR (TOKEN[0] XOR TOKEN[3]) XOR ANSW\_CNT[1]

Copyright © 2025 Texas Instruments Incorporated



- Reference-Answer[4] = TOKEN[1] XOR ANSW\_CNT[0]
- Reference-Answer[5] = TOKEN[3] XOR ANSW CNT[0]
- Reference-Answer[6] = TOKEN[0] XOR ANSW\_CNT[0]
- Reference-Answer[7] = TOKEN[2] XOR ANSW\_CNT[0]

#### For FDBK[1:0] = 01b :

- Reference-Answer[0] = TOKEN[1] XOR (TOKEN[2] XOR ANSW\_CNT[1])
- Reference-Answer[1] = TOKEN[1] XOR (TOKEN[1] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[2] = TOKEN[3] XOR (TOKEN[2] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[3] = TOKEN[1] XOR (TOKEN[3] XOR TOKEN[3]) XOR ANSW\_CNT[1]
- Reference-Answer[4] = TOKEN[0] XOR ANSW\_CNT[0]
- Reference-Answer[5] = TOKEN[2] XOR ANSW\_CNT[0]
- Reference-Answer[6] = TOKEN[3] XOR ANSW\_CNT[0]
- Reference-Answer[7] = TOKEN[1] XOR ANSW\_CNT[0]

```
For FDBK[1:0] = 10b :
```

- Reference-Answer[0] = TOKEN[2] XOR (TOKEN[1] XOR ANSW\_CNT[1])
- Reference-Answer[1] = TOKEN[2] XOR (TOKEN[0] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[2] = TOKEN[1] XOR (TOKEN[1] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[3] = TOKEN[0] XOR (TOKEN[2] XOR TOKEN[3]) XOR ANSW\_CNT[1]
- Reference-Answer[4] = TOKEN[2] XOR ANSW\_CNT[0]
- Reference-Answer[5] = TOKEN[1] XOR ANSW\_CNT[0]
- Reference-Answer[6] = TOKEN[2] XOR ANSW\_CNT[0]
- Reference-Answer[7] = TOKEN[0] XOR ANSW\_CNT[0]

#### For FDBK[1:0] = 11b

- Reference-Answer[0] = TOKEN[3] XOR (TOKEN[0] XOR ANSW\_CNT[1])
- Reference-Answer[1] = TOKEN[3] XOR (TOKEN[3] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[2] = TOKEN[1] XOR (TOKEN[0] XOR TOKEN[1]) XOR ANSW\_CNT[1]
- Reference-Answer[3] = TOKEN[3] XOR (TOKEN[1] XOR TOKEN[3]) XOR ANSW CNT[1]
- Reference-Answer[4] = TOKEN[3] XOR ANSW CNT[0]
- Reference-Answer[5] = TOKEN[0] XOR ANSW\_CNT[0]
- Reference-Answer[6] = TOKEN[1] XOR ANSW CNT[0]
- Reference-Answer[7] = TOKEN[3] XOR ANSW\_CNT[0]

Example code for answer calcultion when FDBK[1:0] = 00b is included in Figure 7-13.

#### Expression:

| [Locals.Answer[7] = Locals.WDT_status_Bin[2] ^ Locals.WDT_status_Bin[4],   |
|--|
| [Locals.Answer[6] = Locals.WDT_status_Bin[0] ^ Locals.WDT_status_Bin[4].   |
| [Locals.Answer[5] = Locals.WDT_status_Bin[3] ^ Locals.WDT_status_Bin[4],   |
| [Locals.Answer[4] = Locals.WDT_status_Bin[1] ^ Locals.WDT_status_Bin[4].   |
| [Locals.Answer[3] = Locals.WDT_status_Bin[2] ^( Locals.WDT_status_Bin[0] ^ Locals.WDT_status_Bin[3])^ Locals.WDT_status_Bin[5],  |
| [Locals.Answer[2] = Locals.WDT_status_Bin[0] ^( Locals.WDT_status_Bin[3] ^ Locals.WDT_status_Bin[1])^ Locals.WDT_status_Bin[5],  |
| Locals.Answer[1] = Locals.WDT_status_Bin[0] ^(Locals.WDT_status_Bin[2] ^ Locals.WDT_status_Bin[1])^ Locals.WDT_status_Bin[5],  |
| [Locals.Answer[0] = Locals.WDT_status_Bin[0] ^( Locals.WDT_status_Bin[3] ^ Locals.WDT_status_Bin[5]),  |
|  |
| Locals.Final_Answer = 128* Locals.Answer[7] + 64*Locals.Answer[6]+32*Locals.Answer[5] + 16*Locals.Answer[4]+8*Locals.Answer[3] + 4*Locals.Answer[2]+2*Locals.Answer[1] + Locals.Answer[0], |
|  |

Locals.Question[4\*Locals.X + 0] = Locals.REG\_READ[0], Locals.Answer\_val [4\*Locals.X + 0] = Locals.Final\_Answer

#### Figure 7-13. Watchdog Answer Calculation Code for FDBK[1:0] = 00b

#### 7.3.9.2 Q&A Watchdog Open and Close Window Delay

TPS389C03-Q1 offers a Open and Close window delay accuracy of ±5%, window delay can be adjusted through register 0xAC and 0xAB respectively. During a reset event, the Open and Close window delays do not change



from the programmed value (default OTP or user changes). Table 7-5 lists delay time and associated register value.

| Reg Value | Time       | Notes     |  |
|-----------|------------|-----------|--|
| 0-31      | 1-32ms     | 1ms steps |  |
| 32-63     | 34-96 ms   | 2ms steps |  |
| 64-255    | 100-864 ms | 4ms steps |  |

#### Table 7-5. Open and Close Window Delay

The startup delay is calculated using the WDT\_Startup\_DLY\_MULTIPLIER[2:0] (register 0xAA), Close window delay, and the Open window delay. It is important to note that changing either the Close window delay or the Open window delay changes the resulting startup delay. Use Equation 3 to calculate total startup delay.

t<sub>Startup</sub> = (WDT\_Startup\_DLY\_MULTIPLIER+1)\*(WDT\_OPEN+WDT\_CLOSE)

(3)

#### 7.3.9.3 Q&A Watchdog Status Register

Read status register 0x37 to determine watchdog state of operation. Table 7-6 provides the operating state with its associated value. Bits ST\_WDUV and ST\_WDEXP of register 0x37 are cleared when read.

| OPERATING STATE | STATE<br>DESCRIPTION   | VALUE |
|-----------------|--|-------|
| IDLE            | WD is wating for a fault to be cleared or WDE is low. The violation count is reset.  | 0x00  |
| OPEN            | WD open window.  | 0x01  |
| CLOSE           | WD close window.   | 0x02  |
| START UP        | WD startup window.   | 0x03  |
| SUSPEND         | WDE is high and<br>another fault has<br>asserted output pins<br>unrelated to the WD,<br>or I <sup>2</sup> C MR bit is set<br>to 1. Violation count<br>remains unchanged. | 0x04  |

#### Table 7-6. Q&A Watchdog Operating State



#### 7.3.9.4 Q&A Watchdog Timing



#### Figure 7-14. TPS389C03 CLOSE Window Error WDO Latched



### Figure 7-15. TPS389C03 CLOSE Window Error WDO Delay





(1) Timing displayed is under the assumption VDD exceeds UVLO prior to the completion of tNBIST

### Figure 7-16. TPS389C03 CLOSE Window Error WDO Delay with Max Violation Count Reached



#### Figure 7-17. TPS389C03 OPEN Window Error WDO Latched

#### TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025





(1) Timing displayed is under the assumption VDD exceeds UVLO prior to the completion of tNBIST

#### Figure 7-18. TPS389C03 ESM Error with No WD Faults



#### TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025



(1) Timing displayed is under the assumption VDD exceeds UVLO prior to the completion of tNBIST

#### Figure 7-19. TPS389C03 ESM Error After WD Time-out



#### 7.3.9.5 Q&A Watchdog State Machine and Test Program

The flowchart shown in Figure 7-20 and Figure 7-21 describes the operation of the Q&A watchdog with an MCU. The associated state machine diagram drawn in Figure 7-22 is referenced to Table 7-6 and describes the transition between states for the Q&A watchdog.

The single test program in Figure 7-23 to Figure 7-25 demonstrates how the watchdog can be tested.







#### TPS389C03-Q1 SNVSCC2G - NOVEMBER 2022 - REVISED JANUARY 2025





Figure 7-21. Q&A Watchdog Operation Flowchart Page 2



#### TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025



#### Figure 7-22. Q&A Watchdog State Diagram



### Figure 7-23. Q&A Watchdog Test Program Page 1



| Add String FC<br>For For loop is for 64 iterat  | tions for one specific configuration   | Add String Forcing Condition<br>Locals.X = 0; Locals.X < 100; Locals.X += 1                 |
|---|--|---|
| Guestion 1 switch to bank 0 F0 write Reading Answer count and token register Reading Answer count and token register                    | Question 1:<br>Switch to Bank 0 and read register 0x38 for answer<br>count and token register.                               | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi                       |
| Switch to Bank 1<br>Calculate Answer from Answer ont and token<br>RW Answer calculation   | Calculate answer based on answer count and token register  | Action, AF I2C Write Registers.vi<br>Locals.Answer[7] = Locals.WDT_status_Bin[2] ^ Locals.V |
| Write answer in 0xAE register.  | Write the answer back in 0xAE register in bank 1.  | Action, AF I2C Write Registers.vi   |
| F0 write<br>READ 0x38 and check if answer count reset to 3 for wrong an<br>READ 0x38<br>C <sub>al</sub> Goto Question 1 if wrong answer | Read register 0x38 in bank 0, to check if answer<br>count is reduced from 3 to 2.<br>if not repeat the same from question 1. | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi<br>Goto F0 write      |
| Question 2 Switch to bank 0 Formite Reading Answer count and token register READ 0x38 Witch to Bank 1                                   | <b>Question 2:</b><br>Switch to Bank 0 and read register 0x38 for answer count and token register.                           | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi                       |
| Calculate Answer from Answer cnt and token<br>1/2 Answer calculation<br>write answer to DxAE  | Calculate answer based on answer count and token register  | Action, AF I2C Write Registers.vi<br>Locals.Answer[7] = Locals.WDT_status_Bin[2] ^ Locals.V |
| A E write<br>Switch to Bank 0   | Write the answer back in 0xAE register in bank 1.  | Action, AF I2C Write Registers.vi   |
| F0 switch<br>READ 0x38 and check if answer count reset to 3 for wrong an  | Read register 0x38 in bank 0, to check if answer   | Action, AF I2C Write Registers.vi   |
| READ 0x38   | count is reduced from 2 to 1.<br>If not repeat the same from guestion 1.   | Action, AF I2C Read Registers.vi<br>Goto F0 write   |

### Figure 7-24. Q&A Watchdog Test Program Page 2

| La Goto question 1 if wrong answer  |   | Goto F0 write   |
|---|---|---|
| Kar Cuestion 3<br>Switch to bank 0<br>F0 write<br>Reading Answer count and token register<br>READ 0x38<br>switch to bank 1<br>F0 write<br>Calculate Answer from Answer cnt and token                              | Question 3:<br>Switch to Bank 0 and read register 0x38 for answer<br>count and token register.<br>Calculate answer based on answer count and token<br>register  | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi<br>Action, AF I2C Write Registers.vi  |
| f%) Answer calculation<br>write answer to 0xAE  | Write the answer back in 0xAE register in bank 1.   | Locals.Answer[7] = Locals.WDT_status_Bin[2] ^ Locals.<br>Action, AF I2C Write Registers.vi  |
| F0 write  | Read register 0x38 in bank 0, to check if answer  | Action, AF I2C Write Registers.vi   |
| Reading Answer count and token register<br>READ 0x38<br>C <sub>al</sub> Goto question 1 if wrong answer   |   | Action, AF I2C Read Registers.vi<br>Goto F0 write   |
| ke Wat for Ime out<br>switch to bank 0<br>F0 write<br>Read WD_STAT<br>READ 0x37<br>Keep reading 0x37 and check WDT state till close window e:<br>C, Goto "Read WD_STAT"   | Switch to bank 0 and read 0x37 register to see wd state. Wait till close window expires and moves to open window.   | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi<br>Goto READ 0x37   |
| Cuestion 4 in open window  Fleading Answer count and token register  READ 0x38 shift to bank 1  F0 write calculate answer from Answer cnt and token  W Answer calculation write answer to register 0xAE  At write | Question 4:<br>Switch to Bank 0 and read register 0x38 for answer<br>count and token register.<br>Calculate answer based on answer count and token<br>register<br>Write the answer back in 0xAE register in bank 1. | Action, AF I2C Write Registers.vi<br>Action, AF I2C Read Registers.vi<br>Action, AF I2C Write Registers.vi<br>Locals.Answer[7] = Locals.WDT_status_Bin[2] ^ Locals.\<br>Action, AF I2C Write Registers.vi |
| ♦ End         End of for loop           pull down WD_EN input         WD_EN   | Pull down WD_EN   | Call SMU Force voltage in <current file=""></current>   |

### Figure 7-25. Q&A Watchdog Test Program Page 3

### 7.3.10 Error Signal Monitoring (ESM)

The Error Signal Monitoring (ESM) pin is used to monitor the error output of the SOC or microcontroller. The internal types of errors that need to happen to assert the ESM pin low can be configured in the microcontroller. Once the ESM pin is asserted low, the actions or results of the microcontroller cannot be relied on. The ESM pin has a programmable threshold delay (Bank 1\_0x09E\_Threshold) to prevent unintended false trips. The ESM pin also has a configurable debounce (Bank 1\_0x09F\_ESM\_DEB). When the ESM pin of TPS389C03-Q1 is asserted low an ESM\_ERROR is flagged by a bit located in the INT\_VENDOR register. The ESM pin is pulled low by default through an internal 100k pull-down resistance, thus an ESM\_ERROR is flagged by default if no


external source is applied to the ESM pin. Note the pull down resistor is only active when VDD has been applied, otherwise the pin is left floating.

| REG VALUE |            |           |  |  |  |  |  |  |  |
|-----------|------------|-----------|--|--|--|--|--|--|--|
| REG VALUE | TIME       | NOTES     |  |  |  |  |  |  |  |
| 0-31      | 1-32ms     | 1ms steps |  |  |  |  |  |  |  |
| 32-63     | 34-96 ms   | 2ms steps |  |  |  |  |  |  |  |
| 64-255    | 100-864 ms | 4ms steps |  |  |  |  |  |  |  |

#### Table 7-7. ESM Threshold Delay Time

The configurations listed in Table 7-8 to Table 7-14 demonstrate how TPS389C03-Q1 responds when mapped to different fault outputs such as NRST, NIRQ and WDO. Faults mapped to NIRQ are always latched behavior. Note if NIRQ is un-mapped from ESM while NIRQ is asserted (latched) then NIRQ de-asserts, NIRQ re-asserts when re-mapped assuming the ESM\_ERROR bit was not cleared. Faults mapped to WDO can be latched or have an associated WDO delay based on the OTP setting. If the ESM function is being used as a reset method, then it is recommended to map ESM to WDO to avoid NRST toggling. If WDE is pulled low in operation, it is recommended to have ESM fault mapped only to NIRQ.

When ESM is mapped to WDO, an ESM fault, with the resulting WDO assertion, is not flagged in the WDT\_ERROR bit. However, it is recommended to write 1 to the WDT\_ERROR bit and the ESM\_ERROR bit found in the INT\_VENDOR (Table 8-11) register to clear all of the latched outputs. The WDO output can also be de-asserted by toggling the WDE pin. Note if ESM is un-mapped from WDO while WDO is asserted (latched), WDO stays asserted until write 1 to the WDT\_ERROR bit and the ESM\_ERROR bit.

|           | WDE  | WDO  | NIRQ  | NRST   |  |  |  |
|-----------|------|--|---|--|--|--|--|
|           | High | After ESM delay, WDO<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state not checked until<br>WDO is deasserted.                        |  |  |  |
| ESM fault | Low  | ESM fault not asserted<br>WDO.   | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low,<br>NRST toggles. |  |  |  |

#### Table 7-8. ESM Mapped to WDO, NIRQ, and NRST

#### Table 7-9. ESM Mapped to NIRQ and NRST

|           | WDE  | WDO           | NIRQ  | NRST   |  |  |
|-----------|------|---------------|---|--|--|--|
| ESM fault | High | Not asserted. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low,<br>NRST toggles. |  |  |
|           | Low  | Not asserted. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low,<br>NRST toggles. |  |  |



| Table 7-10. ESM Mapped to WDO and NIRQ |      |  |   |               |  |  |
|--|------|--|---|---------------|--|--|
|  | WDE  | WDO  | NIRQ  | NRST          |  |  |
| ESM fault                              | High | After ESM delay, WDO<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | Not asserted. |  |  |
|  | Low  | Not asserted.  | After ESM delay,NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert.  | Not asserted. |  |  |

# Table 7-11 ESM Manned to WDO and NRST

| Table 7-11. ESM Mapped to WDO and NKS1 |      |  |               |   |  |  |  |
|--|------|--|---------------|---|--|--|--|
|  | WDE  | WDO  | NIRQ          | NRST  |  |  |  |
|  | High | After ESM delay, WDO<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | Not asserted. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state not checked until<br>WDO is deasserted.                       |  |  |  |
| ESM fault                              | Low  | Not asserted.  | Not asserted. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low<br>NRST toggles. |  |  |  |

### Table 7-12. ESM Mapped to NRST

|           | WDE  | WDO           | NIRQ          | NRST  |  |  |
|-----------|------|---------------|---------------|---|--|--|
| ESM fault | High | Not asserted. | Not asserted. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low<br>NRST toggles. |  |  |
|           | Low  | Not asserted. | Not asserted. | After ESM delay, NRST<br>asserted and deasserted<br>after reset delay. ESM pin<br>state checked after ESM<br>delay. If ESM stays low<br>NRST toggles. |  |  |

### Table 7-13. ESM Mapped to NIRQ

|           | WDE  | WDO           | NIRQ  | NRST          |  |  |
|-----------|------|---------------|---|---------------|--|--|
| ESM fault | High | Not asserted. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | Not asserted. |  |  |
|           | Low  | Not asserted. | After ESM delay, NIRQ<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | Not asserted. |  |  |

### Table 7-14. ESM Mapped to WDO

|           | WDE  | WDO  | NIRQ          | NRST          |
|-----------|------|--|---------------|---------------|
| ESM fault | High | After ESM delay, WDO<br>asserted and ESM fault<br>set. I2C write to clear and<br>deassert. | Not asserted. | Not asserted. |
|           | Low  | ESM fault not asserted<br>WDO.   | Not asserted. | Not asserted. |



#### 7.3.10.1 ESM Timing

The timing diagrams starting from Figure 7-26 to Figure 7-29 show the behavior for a latched WDO fault pin. Faults mapped to NRST have an associated reset delay based on (Bank 1\_0x9F\_RST\_DLY). For each diagram, the assumed system configuration is that once the microcontroller is reset, it restarts with ESM fault cleared or ESM pin high.



(1) Timing displayed is under the assumption VDD exceeds UVLO prior to the completion of tNBIST

### Figure 7-26. WD Error Followed by ESM Fault (WD Enabled)

#### TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025





(1) Timing displayed is under the assumption VDD exceeds UVLO prior to the completion of tNBIST









#### TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025









#### 7.3.11 Register Protection

TPS389C03-Q1 features register protection enabled through registers PROT1 0xF1h and PROT2 0xF2h. Registers PROT1 and PROT2 composition is shown in table Table 7-15

| Register        | Bit | 7    | 6    | 5    | 4    | 3   | 2   | 1   | 0   |
|-----------------|-----|------|------|------|------|-----|-----|-----|-----|
| PROT1<br>(0xF1) | R/W | RSVD | RSVD | WRKC | RSVD | CFG | IEN | MON | SEQ |
| PROT2<br>(0xF2) | R/W | RSVD | RSVD | WRKC | RSVD | CFG | IEN | MON | SEQ |

#### Table 7-15. PROT1 Register Description

To write-protect a register group, the host must set the relevant bit in both registers PROT1 and PROT2. Register groups are split up into categories as shown in Table 7-16. Register groups are only applicable to registers in Bank One. Registers concerning ESM and Watchdog are not protected by any register group as seen in Table 7-16.

#### Table 7-16. Write-Protect Register Group Summary

| Register name | PROT group | Register name | PROT group |
|---------------|------------|---------------|------------|
| VMON_CTL      | WRKC       | ESM           | N/A        |
| VMON_MISC     | CFG        | TI_CONTROL    | N/A        |
| TEST_CFG      | CFG        | AMSK_ON       | IEN        |
| IEN_UVHP      | IEN        | AMSK_OFF      | IEN        |
| IEN_UVLP      | IEN        | SEQ_TOUT_MSB  | SEQ        |
| IEN_OVHP      | IEN        | SEQ_TOUT_LSB  | SEQ        |
| IEN_OVLP      | IEN        | SEQ_UP_THLD   | SEQ        |
| IEN_CONTROL   | IEN        | SEQ_DN_THLD   | SEQ        |
| IEN_TEST      | IEN        | WDT_CFG       | N/A        |
| IEN_VENDOR    | IEN        | WDT_CLOSE     | N/A        |
| VIN_CH_EN     | CFG        | WDT_OPEN      | N/A        |
| VRANGE_MULT   | CFG        | WDT_QA_CFG    | N/A        |
| MON2 settings | MON[2]     | WDT_ANSWER    | N/A        |
| MON3 settings | MON[3]     | BANK_SEL      | N/A        |
| MON4 settings | MON[4]     |               |            |

If individual monitor protection is desired this can be achieved through the use of register PROT\_MON (0xF3) as seen in figure Table 7-17.

Table 7-17. PROT\_MON Register Description

|                    |     | -    |      | _    |      |        |        |        |      |
|--------------------|-----|------|------|------|------|--------|--------|--------|------|
| Register           | Bit | 7    | 6    | 5    | 4    | 3      | 2      | 1      | 0    |
| PROT_MON<br>(0xF3) | R/W | RSVD | RSVD | RSVD | RSVD | MON[4] | MON[3] | MON[2] | RSVD |

Register PROT\_MON selects the monitor channel which is protected once PROT1 AND PROT2 registers are written to protect the MON group. Register PROT\_MON is set to a value of 0xFF by default, this makes it such that when MON protection is applied through registers PROT1 and PROT2 the protection is applied to all monitors. If a user wishes to not apply protection to a specific monitor channel then the user must set the bit corresponding to the monitor channel in question to a value of 0 prior to PROT1 and PROT2 being set.

At start up registers PROT1 and PROT2 are set to a defult value of 0x00. Once a bit is set to 1 in PROT1 or PROT2 the bit becomes read-only and cannot be cleared by a write command. To reset PROT1 and PROT2 the user can utilize RESET\_PROT, bit 3 of the VMON\_CTL register. RESET\_PROT is part of the WRKC register set therefore if the user desires to use RESET\_PROT's functionality WRKC protection must not be included when

Copyright © 2025 Texas Instruments Incorporated



configuring PROT1 and PROT2 protection registers. If WRKC protection is enabled when configuring PROT1 and PROT2 then protection registers can only be reset through a device power cycle.

### 7.4 Device Functional Modes

The TPS389C03-Q1 has three key functional modes that the device enters over the course of operation. When no power is applied to the device, it is in the OFF state where the monitoring channels and the watchdog is inactive. Once VDD is greater than UVLO, the device enters the ACTIVE state after the BIST and OTP loading have finished. During the ACTIVE state, the device is capable of full monitoring and the watchdog is active. If a BIST failure, double-error detect (DED) during the OTP loading, thermal shutdown, or an address pin fault occurs, the device enters the FAILSAFE mode. Once in FAILSAFE, NRST and NIRQ are asserted low. To leave the FAILSAFE state, power to the TPS389C03-Q1 must be cycled. Reading register 0x30 in BANK0 provides information on the state of the device. See Table 8-12 for details. The state diagram drawn in Figure 7-30 follows the progression through each state.



Figure 7-30. TPS389C03-Q1 State Diagram

### 7.4.1 Built-In Self Test and Configuration Load

Built-In Self Test (BIST) is performed at Power On Reset (POR), if TEST\_CFG.AT\_POR=1.

Configuration load from OTP is assisted by ECC (supporting SEC-DED). This is to protect against data integrity issues and to maximize system availability.

During BIST, NIRQ is de-asserted (asserted in case of failure), input pins are ignored, and the I<sup>2</sup>C block is inactive with SDA and SCL de-asserted. The BIST includes device testing to meet the Technical Safety Requirements. Once BIST is completed without failure, I<sup>2</sup>C is immediately active and the device enters the ACTIVE state after loading the configuration data from OTP. If BIST fails and/or ECC reports Double-Error Detection (DED), NIRQ is asserted low, NRST is asserted low, the device enters FAILSAFE state. The TEST\_INFO register found in Table 8-13 provides information on the test coverage and results. Additionally, Watchdog and ESM are covered in Logic BIST as well and verified in BIST\_L.

The detailed behavior upon success/failure of the BIST is controlled by INT\_TEST and IEN\_TEST registers. Reporting of the BIST results is carried out through:

- NIRQ pin: pulled low depending on the test result and BIST\_C and BIST bits in IEN\_TEST
- I\_BIST\_C and BIST bits in INT\_TEST register depending on IEN\_TEST settings
- VMON\_STAT.ST\_BIST\_C register bit



#### • TEST\_INFO[3:0] register bits

#### 7.4.1.1 Notes on BIST Execution

Upon POR the TPS389C03-Q1 needs to make a decision whether to run BIST or not, based on the value of the TEST\_CFG.AT\_POR register bit. Assuming that ECC on this register is performed after BIST has checked the ECC logic itself, it is not possible to guarantee its data integrity before running BIST.

BIST can be triggered manually during normal operation by writing 1 to the ENTER\_BIST bit found in BANK1 Register 0x9F. It is not reccomended to use BIST when faults are asserted by the TPS389C03-Q1.

#### 7.4.2 TPS389C03-Q1 Power ON

When the TPS389C03-Q1 is powered ON, BIST is optionally executed (depending on TEST\_CFG.AT\_POR register bit); I<sup>2</sup>C and fault reporting (through NIRQ) become active as soon as BIST is complete and configuration is loaded from OTP (assisted by ECC, supporting SEC-DED).

The details of the configuration load ECC and BIST results are reported are reported in TEST\_INFO register.

Upon detection of the VDD rising edge past UVLO, the TPS389C03-Q1 starts the sequence timeout timer. The UV faults are masked until the sequence timeout has expired.





BIST completion can be detected through interrupt or register polling:

- Interrupt: INT TEST.I BIST C flag is set and NIRQ is asserted if IEN TEST.BIST C=1
- Polling: VMON\_STAT register can be polled to read the ST\_BIST\_C bit



# 8 Register Maps

### 8.1 Registers Overview

The register map is designed to support up to 3 channels through register banks, with the following organization:

- Bank 0 Status Register Set Summary
  - Vendor info and usage registers (bank independent)
  - Interrupt registers
  - Status registers
  - Bank selection register (bank independent)
  - Protection registers (bank independent)
  - Device configuration registers (bank independent)
- Bank 1 Configuration Register Set Summary
  - Vendor info and usage registers (bank independent)
  - Control registers (device global registers)
  - Monitor configuration registers (channel specific registers)
  - Sequence configuration registers (both device global and channel specific registers)
  - Bank selection register (bank independent)
  - Protection registers (bank independent)
  - Device configuration registers (bank independent)

Bank independent registers are accessible at the same address irrespective of the current bank selection. Access to other registers requires the proper bank being selected.

All registers are 8-bit wide, and are loaded at boot with the default value described here or with the OTP value programmed at the factory. Unused registers addresses are reserved for future use and support up to 3 channels.

Write accesses to protected registers (see PROT1/2 details), invalid registers, or valid registers with invalid data is NACK'd.

If the default value found in the register map is listed as "X", then the value can be found in TPS389C0300CRTERQ1 OTP Configuration.



#### 8.1.1 BANK0 Registers

 Table 8-1 lists the memory-mapped registers for the BANK0 registers. All register offset addresses not listed in

 Table 8-1 should be considered as reserved locations and the register contents should not be modified.

| Offset | Acronym     | Register Name   | Section          |
|--------|-------------|---|------------------|
| 10h    | INT_SRC     | Global Interrupt Source Status register.                                | Section 8.1.1.1  |
| 11h    | INT_MONITOR | Voltage Monitor Interrupt Status register.                              | Section 8.1.1.2  |
| 12h    | INT_UVHF    | High Frequency channel Under-Voltage Interrupt Status register.         | Section 8.1.1.3  |
| 14h    | INT_UVLF    | Low Frequency channel Under-Voltage Interrupt Status register.          | Section 8.1.1.4  |
| 16h    | INT_OVHF    | High Frequency channel Over-Voltage Interrupt Status register           | Section 8.1.1.5  |
| 18h    | INT_OVLF    | Low Frequency channel Over-Voltage Interrupt Status register            | Section 8.1.1.6  |
| 22h    | INT_CONTROL | Control and Communication Interrupt Status register.                    | Section 8.1.1.7  |
| 23h    | INT_TEST    | Internal Test and Configuration Load Interrupt Status register.         | Section 8.1.1.8  |
| 24h    | INT_VENDOR  | Vendor Specific Internal Interrupt Status register.                     | Section 8.1.1.9  |
| 30h    | VMON_STAT   | Status flags for internal operations and other non critical conditions. | Section 8.1.1.10 |
| 31h    | TEST_INFO   | Internal Self-Test and ECC information.                                 | Section 8.1.1.11 |
| 32h    | OFF_STAT    | Channel OFF status.   | Section 8.1.1.12 |
| 37h    | WDT_STAT    | Watchdog Status   | Section 8.1.1.13 |
| 38h    | WD_STAT_QA  | Watchdog Answer Count and Token   | Section 8.1.1.14 |
| 41h    | MON_LVL[2]  | Channel 2 voltage level.  | Section 8.1.1.15 |
| 42h    | MON_LVL[3]  | Channel 3 voltage level.  | Section 8.1.1.16 |
| 43h    | MON_LVL[4]  | Channel 4 voltage level.  | Section 8.1.1.17 |
| F0h    | BANK_SEL    | Bank Select.  | Section 8.1.1.18 |
| F1h    | PROT1       | Locks or unlocks register changes. Must match PROT2.                    | Section 8.1.1.19 |
| F2h    | PROT2       | Locks or unlocks register changes. Must match PROT1.                    | Section 8.1.1.20 |
| F3h    | PROT_MON    | Locks MON registers in tandem with PROT1 and PROT2.                     | Section 8.1.1.21 |
| F9h    | I2CADDR     | I2C Address   | Section 8.1.1.22 |
| FAh    | DEV_CFG     | Status of I2C interface voltage levels.                                 | Section 8.1.1.23 |

Complex bit access types are encoded to fit into small table cells. Table 8-2 shows the codes that are used for access types in this section.

| Table 0-2. DANKU ACCESS Type Coues |         |  |  |  |  |  |  |
|------------------------------------|---------|--|--|--|--|--|--|
| Access Type                        | Code    | Description                            |  |  |  |  |  |
| Read Type                          |         |  |  |  |  |  |  |
| R                                  | R       | Read                                   |  |  |  |  |  |
| Write Type                         |         |  |  |  |  |  |  |
| W                                  | W       | Write                                  |  |  |  |  |  |
| W1C                                | W<br>1C | Write<br>1 to clear                    |  |  |  |  |  |
| Reset or Default Value             |         |  |  |  |  |  |  |
| -n                                 |         | Value after reset or the default value |  |  |  |  |  |

| Table | 8-2. | BANK0 | Access | Туре | Codes |
|-------|------|-------|--------|------|-------|
|       |      |       |        |      |       |



### 8.1.1.1 INT\_SRC Register (Offset = 10h) [Reset = 00h]

INT\_SRC is shown in Table 8-3.

Return to the Summary Table.

Global Interrupt Source Status register.

## Table 8-3. INT\_SRC Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7   | F_OTHER  | R    | Oh    | Vendor internal defined faults. Details reported in INT_Vendor.<br>Represents ORed value of all bits in INT_Vendor.<br>0 = No Vendor defined faults detected<br>1 = Vendor defined faults detected                             |
| 6-3 | RESERVED | R    | 0h    | Reserved   |
| 2   | TEST     | R    | Oh    | Internal test or configuration load fault. Details reported in INT_TEST.<br>Represents ORed value of all bits in INT_TEST.<br>0 = No test/configuration fault detected<br>1 = Test/configuration fault detected                |
| 1   | CONTROL  | R    | 0h    | Control status or communication fault. Details reported in<br>INT_CONTROL. Represents ORed value of all bits in<br>INT_CONTROL.<br>0 = No status or communication fault detected<br>1 = Status or communication fault detected |
| 0   | MONITOR  | R    | Oh    | Voltage monitor fault. Details reported in INT_MONITOR. Represents<br>ORed value of all bits in INT_MONITOR.<br>0 = No voltage fault detected<br>1 = Voltage fault detected  |



### 8.1.1.2 INT\_MONITOR Register (Offset = 11h) [Reset = 00h]

INT\_MONITOR is shown in Table 8-4.

Return to the Summary Table.

Voltage Monitor Interrupt Status register.

## Table 8-4. INT\_MONITOR Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R    | 0h    | Reserved  |
| 3   | OVLF     | R    | 0h    | Over-Voltage Low Frequency Fault reported by ADC based<br>measurement. Details reported in INT_OVLF. Represents ORed<br>value of all bits in INT_OVLF.<br>0 = No OVLF fault detected<br>1 = OVLF fault detected         |
| 2   | OVHF     | R    | Oh    | Over-Voltage High Frequency Fault reported by comparator based<br>monitoring. Details reported in INT_OVHF. Represents ORed value<br>of all bits in INT_OVHF.<br>0 = No OVHF fault detected<br>1 = OVHF fault detected  |
| 1   | UVLF     | R    | 0h    | Under-Voltage Low Frequency Fault reported by ADC based<br>measurement. Details reported in INT_UVLF. Represents ORed<br>value of all bits in INT_UVLF.<br>0 = No UVLF fault detected<br>1 = UVLF fault detected        |
| 0   | UVHF     | R    | Oh    | Under-Voltage High Frequency Fault reported by comparator based<br>monitoring. Details reported in INT_UVHF. Represents ORed value<br>of all bits in INT_UVHF.<br>0 = No UVHF fault detected<br>1 = UVHF fault detected |



### 8.1.1.3 INT\_UVHF Register (Offset = 12h) [Reset = 00h]

INT\_UVHF is shown in Table 8-5.

### Return to the Summary Table.

High Frequency channel Under-Voltage Interrupt Status register.

### Table 8-5. INT\_UVHF Register Field Descriptions

| Bit | Field     | Туре  | Reset | Description  |
|-----|-----------|-------|-------|--|
| 7-4 | RESERVED  | R/W1C | 0h    | Reserved   |
| 3   | F_UVHF[4] | R/W1C | Oh    | Under-Voltage High Frequency Fault for MON4. Trips if MON4 High<br>Frequency signal goes below UVHF[4].<br>0 = MON4 has no UVHF fault detected (or interrupt disabled in<br>IEN_UVHF register)<br>1 = MON4 has UVHF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVHF fault condition is also removed (MON4<br>High Frequency signal is above UVHF[4]). |
| 2   | F_UVHF[3] | R/W1C | Oh    | Under-Voltage High Frequency Fault for MON3. Trips if MON3 High<br>Frequency signal goes below UVHF[3].<br>0 = MON3 has no UVHF fault detected (or interrupt disabled in<br>IEN_UVHF register)<br>1 = MON3 has UVHF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVHF fault condition is also removed (MON3<br>High Frequency signal is above UVHF[3]). |
| 1   | F_UVHF[2] | R/W1C | Oh    | Under-Voltage High Frequency Fault for MON2. Trips if MON2 High<br>Frequency signal goes below UVHF[2].<br>0 = MON2 has no UVHF fault detected (or interrupt disabled in<br>IEN_UVHF register)<br>1 = MON2 has UVHF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVHF fault condition is also removed (MON2<br>High Frequency signal is above UVHF[2]). |
| 0   | RESERVED  | R/W1C | 0h    | Reserved   |



### 8.1.1.4 INT\_UVLF Register (Offset = 14h) [Reset = 00h]

INT\_UVLF is shown in Table 8-6.

#### Return to the Summary Table.

Low Frequency channel Under-Voltage Interrupt Status register.

| Bit | Field     | Туре  | Reset | Description  |
|-----|-----------|-------|-------|--|
| 7-4 | RESERVED  | R/W1C | 0h    | Reserved   |
| 3   | F_UVLF[4] | R/W1C | Oh    | Under-Voltage Low Frequency Fault for MON4 . Trips if MON4 Low<br>Frequency signal goes below UVLF[4].<br>0 = MON4 has no UVLF fault detected (or interrupt disabled in<br>IEN_UVLF register)<br>1 = MON4 has UVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVLF fault condition is also removed (MON4<br>Low Frequency signal is above UVLF[4]). |
| 2   | F_UVLF[3] | R/W1C | Oh    | Under-Voltage Low Frequency Fault for MON3. Trips if MON3 Low<br>Frequency signal goes below UVLF[3].<br>0 = MON3 has no UVLF fault detected (or interrupt disabled in<br>IEN_UVLF register)<br>1 = MON3 has UVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVLF fault condition is also removed (MON3<br>Low Frequency signal is above UVLF[3]).  |
| 1   | F_UVLF[2] | R/W1C | Oh    | Under-Voltage Low Frequency Fault for MON2. Trips if MON2 Low<br>Frequency signal goes below UVLF[2].<br>0 = MON2 has no UVLF fault detected (or interrupt disabled in<br>IEN_UVLF register)<br>1 = MON2 has UVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the UVLF fault condition is also removed (MON2<br>Low Frequency signal is above UVLF[2]).  |
| 0   | RESERVED  | R/W1C | 0h    | Reserved   |

#### Copyright © 2025 Texas Instruments Incorporated



# 8.1.1.5 INT\_OVHF Register (Offset = 16h) [Reset = 00h]

INT\_OVHF is shown in Table 8-7.

### Return to the Summary Table.

### High Frequency channel Over-Voltage Interrupt Status register

### Table 8-7. INT\_OVHF Register Field Descriptions

| Bit | Field     | Туре  | Reset | Description  |
|-----|-----------|-------|-------|--|
| 7-4 | RESERVED  | R/W1C | 0h    | Reserved   |
| 3   | F_OVHF[4] | R/W1C | Oh    | Over-Voltage High Frequency Fault for MON4. Trips if MON4 High<br>Frequency signal goes above OVHF[4].<br>0 = MON4 has noOVHF fault detected (or interrupt disabled in<br>IEN_OVHF register)<br>1 = MON4 has OVHF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the OVHF fault condition is also removed (MON4<br>High Frequency signal is below OVHF[4])  |
| 2   | F_OVHF[3] | R/W1C | Oh    | Over-Voltage High Frequency Fault for MON3. Trips if MON3 High<br>Frequency signal goes above OVHF[3].<br>0 = MON3 has no OVHF fault detected (or interrupt disabled in<br>IEN_OVHF register)<br>1 = MON3 has OVHF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the OVHF fault condition is also removed (MON3<br>High Frequency signal is below OVHF[3])   |
| 1   | F_OVHF[2] | R/W1C | Oh    | Over-Voltage High Frequency Fault for MON2. Trips if MON2 High         Frequency signal goes above OVHF[2].         0 = MON2 has no OVHF fault detected (or interrupt disabled in         IEN_OVHF register)         1 = MON2 has OVHF fault detected         The recovery of the fault condition does NOT clear the bit. It can only         be cleared by the host with a write-1-to-clear. Write-1-to-clear will         clear the bit only if the OVHF fault condition is also removed (MON2         High Frequency signal is below OVHF[2]) |
| 0   | RESERVED  | R/W1C | 0h    | Reserved   |



### 8.1.1.6 INT\_OVLF Register (Offset = 18h) [Reset = 00h]

INT\_OVLF is shown in Table 8-8.

#### Return to the Summary Table.

#### Low Frequency channel Over-Voltage Interrupt Status register

### Table 8-8. INT\_OVLF Register Field Descriptions

| Bit | Field     | Туре  | Reset | Description  |
|-----|-----------|-------|-------|--|
| 7-4 | RESERVED  | R/W1C | 0h    | Reserved   |
| 3   | F_OVLF[4] | R/W1C | 0h    | Over-Voltage Low Frequency Fault for MON4. Trips if MON4 Low<br>Frequency signal goes above OVLF[4].<br>0 = MON4 has no OVLF fault detected (or interrupt disabled in<br>IEN_OVLF register)<br>1 = MON4 has OVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the OVLF fault condition is also removed (MON4<br>Low Frequency signal is below OVLF[4]). |
| 2   | F_OVLF[3] | R/W1C | 0h    | Over-Voltage Low Frequency Fault for MON3. Trips if MON3 Low<br>Frequency signal goes above OVLF[3].<br>0 = MON3 has no OVLF fault detected (or interrupt disabled in<br>IEN_OVLF register)<br>1 = MON3 has OVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the OVLF fault condition is also removed (MON3<br>Low Frequency signal is below OVLF[3]). |
| 1   | F_OVLF[2] | R/W1C | 0h    | Over-Voltage Low Frequency Fault for MON2. Trips if MON2 Low<br>Frequency signal goes above OVLF[2].<br>0 = MON2 has no OVLF fault detected (or interrupt disabled in<br>IEN_OVLF register)<br>1 = MON2 has OVLF fault detected<br>The recovery of the fault condition does NOT clear the bit. It can only<br>be cleared by the host with a write-1-to-clear. Write-1-to-clear will<br>clear the bit only if the OVLF fault condition is also removed (MON2<br>Low Frequency signal is below OVLF[2]). |
| 0   | RESERVED  | R/W1C | 0h    | Reserved   |



### 8.1.1.7 INT\_CONTROL Register (Offset = 22h) [Reset = 00h]

INT\_CONTROL is shown in Table 8-9.

Return to the Summary Table.

Control and Communication Interrupt Status register.

#### Table 8-9. INT\_CONTROL Register Field Descriptions

| Bit | Field    | Туре  | Reset | Description   |
|-----|----------|-------|-------|---|
| 7-5 | RESERVED | R/W1C | 0h    | Reserved  |
| 4   | F_CRC    | R/W1C | Oh    | Runtime register CRC Fault:<br>0 = No fault detected (or IEN_CONTROL.RT_CRC is disabled)<br>1 = Register CRC fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit. The bit will be set again during next register CRC<br>check if the same fault is detected   |
| 3   | F_NIRQ   | R/W1C | Oh    | Interrupt pin fault (fault bit always enabled; no enable bit available):<br>0 = No fault detected on NIRQ pin<br>1 = Low resistance path to supply detected on NIRQ pin<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the NIRQ fault condition is also removed.  |
| 2   | F_TSD    | R/W1C | 0h    | Thermal Shutdown fault:<br>0 = No TSD fault detected (or IEN_CONTROL.TSD is disabled)<br>1 = TSD fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the TSD fault condition is also removed  |
| 1   | RESERVED | R/W1C | 0h    | Reserved  |
| 0   | F_PEC    | R/W1C | Oh    | Packet Error Checking fault:<br>0 = PEC mismatch has not occurred (or IEN_CONTROL.PEC is<br>disabled)<br>1 = PEC mismatch has occurred, or VMON_MISC.REQ_PEC=1 and<br>PEC is missing in a write transaction<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit. The bit will be set again during next I2C transaction<br>if the same fault is detected. |



### 8.1.1.8 INT\_TEST Register (Offset = 23h) [Reset = 00h]

INT\_TEST is shown in Table 8-10.

#### Return to the Summary Table.

Internal Test and Configuration Load Interrupt Status register.

## Table 8-10. INT\_TEST Register Field Descriptions

| Bit | Field             | Туре  | Reset | Description  |
|-----|-------------------|-------|-------|--|
| 7-4 | RESERVED          | R/W1C | 0h    | Reserved   |
| 3   | ECC_SEC           | R/W1C | Oh    | ECC single-error corrected on OTP configuration load:<br>0 = No single-error corrected (or IEN_TEST.ECC_SEC is disabled)<br>1 = Single-error corrected<br>Write-1-to-clear will clear the bit. The bit will be set again during next<br>OTP configuration load if the same fault is detected.      |
| 2   | ECC_DED           | R/W1C | Oh    | ECC double-error detected on OTP configuration load:<br>0 = No double-error detected on OTP load<br>1 = Double-error detected on OTP load<br>The fault bit is always enabled (there is no associated interrupt<br>enable bit). The device will move to failsafe mode on double error<br>detection. |
| 1   | BIST_Complete_INT | R/W1C | Oh    | Indication of Built-In Self-Test complete:<br>0 = BIST not complete (or IEN_TEST.BIST_C is disabled)<br>1 = BIST complete<br>Write-1-to-clear will clear the bit. The bit will be set again on<br>completion of next BIST execution  |
| 0   | BIST_Fail_INT     | R/W1C | Oh    | Built-In Self-Test fault:<br>0 = No BIST fault detected (or IEN_TEST.BIST is disabled)<br>1 = BIST fault detected<br>Write-1-to-clear will clear the bit. The bit will be set again during next<br>BIST execution if the fault is detected   |



### 8.1.1.9 INT\_VENDOR Register (Offset = 24h) [Reset = 00h]

INT\_VENDOR is shown in Table 8-11.

#### Return to the Summary Table.

Vendor Specific Internal Interrupt Status register.

#### Table 8-11. INT\_VENDOR Register Field Descriptions

| Bit | Field          | Туре  | Reset | Description  |
|-----|----------------|-------|-------|--|
| 7   | Self-Test_CRC  | R/W1C | Oh    | Startup register CRC self-test<br>0 = Self-test Pass<br>1 = Self-test Fail<br>Write-1-to clear   |
| 6   | LDO_OV_Error   | R/W1C | Oh    | Internal LDO Overvoltage error.<br>0 = No internal LDO overvoltage fault detected<br>1 = Internal LDO overvoltage fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the LDO fault condition is also removed.   |
| 5   | NRST_MISMATCH  | R/W1C | Oh    | Designates error due to drive state and read back. During an NRST<br>toggle NRST mismatch will be active after 2µs, NRST must exceed<br>0.6*VDD to be considered in a logic high state.<br>0 = No fault detected on NRST pin<br>1 = Error due to drive state and read back.<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the NRST fault condition is also removed. |
| 4   | Freq_DEV_Error | R/W1C | Oh    | Designates internal frequency errors.<br>0 = No internal frequency fault detected<br>1 = Internal frequency fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the frequency fault condition is also removed.   |
| 3   | SHORT_DET      | R/W1C | Oh    | Address pin short detect.<br>0 = No address pin short fault detected<br>1 = Address pin short fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the address pin short fault condition is also<br>removed.  |
| 2   | OPEN_DET       | R/W1C | Oh    | Address pin open detect.<br>0 = No address pin open fault detected<br>1 = Address pin open fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the address pin open fault condition is also<br>removed.  |
| 1   | ESM_ERROR      | R/W1C | Oh    | Indication of ESM fault.<br>0 = No ESM fault detected<br>1 = ESM fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the ESM fault condition is also removed.  |
| 0   | WDT_ERROR      | R/W1C | 0h    | Indication of Watchdog fault.<br>0 = No Watchdog fault detected<br>1 = Watchdog fault detected<br>The recovery of the fault condition does NOT clear the bit. It can<br>only be cleared by the host with a write-1-to-clear. Write-1-to-clear<br>will clear the bit only if the Watchdog fault condition is also removed.  |



## 8.1.1.10 VMON\_STAT Register (Offset = 30h) [Reset = 7Eh]

VMON\_STAT is shown in Table 8-12.

#### Return to the Summary Table.

Status flags for internal operations and other non critical conditions.

#### Table 8-12. VMON\_STAT Register Field Descriptions

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | FAILSAFE  | R    | 0h    | 1 = Device in FAILSAFE state  |
| 6   | ST_BIST_C | R    | 1h    | Built-In Self-Test state:<br>0 = BIST not complete<br>1 = BIST complete |
| 5   | ST_VDD    | R    | 1h    | Status VDD  |
| 4   | ST_NIRQ   | R    | 1h    | Status NIRQ pin   |
| 3   | RESERVED  | R    | 0h    | Reserved  |
| 2   | ACTIVE    | R    | 1h    | 1 = Device in ACTIVE state  |
| 1   | RESERVED  | R    | 0h    | Reserved  |
| 0   | RESERVED  | R    | 0h    | Reserved  |



### 8.1.1.11 TEST\_INFO Register (Offset = 31h) [Reset = 00h]

TEST\_INFO is shown in Table 8-13.

Return to the Summary Table.

Internal Self-Test and ECC information.

#### Table 8-13. TEST\_INFO Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-6 | RESERVED | R    | 0h    | Reserved   |
| 5   | ECC_SEC  | R    | 0h    | Status of ECC single-error correction on OTP configuration load.<br>0 = no error correction applied<br>1 = single-error correction applied |
| 4   | ECC_DED  | R    | 0h    | Status of ECC double-error detection on OTP configuration load.<br>0 = no double-error detected<br>1 = double-error detected               |
| 3   | BIST_VM  | R    | 0h    | Status of Volatile Memory test output from BIST.<br>0 = Volatile Memory test pass<br>1 = Volatile Memory test fail                         |
| 2   | BIST_NVM | R    | 0h    | Status of Non-Volatile Memory test output from BIST.<br>0 = Non-Volatile Memory test pass<br>1 = Non-Volatile Memory test fail             |
| 1   | BIST_L   | R    | 0h    | Status of Logic test output from BIST.<br>0 = Logic test pass<br>1 = Logic test fail   |
| 0   | BIST_A   | R    | 0h    | Status of Analog test output from BIST.<br>0 = Analog test pass<br>1 = Analog test fail  |



## 8.1.1.12 OFF\_STAT Register (Offset = 32h) [Reset = 00h]

OFF\_STAT is shown in Table 8-14.

Return to the Summary Table.

Channel OFF status.

## Table 8-14. OFF\_STAT Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-4 | RESERVED | R    | 0h    | Reserved   |
| 3   | MON[4]   | R    | 0h    | Represents the OFF status of each channel:<br>0 = channel 4 is NOT OFF<br>1 = channel 4 is OFF (below OFF threshold) |
| 2   | MON[3]   | R    | 0h    | Represents the OFF status of each channel:<br>0 = channel 3 is NOT OFF<br>1 = channel 3 is OFF (below OFF threshold) |
| 1   | MON[2]   | R    | 0h    | Represents the OFF status of each channel:<br>0 = channel 2 is NOT OFF<br>1 = channel 2 is OFF (below OFF threshold) |
| 0   | RESERVED | R    | 0h    | Reserved   |



# 8.1.1.13 WDT\_STAT Register (Offset = 37h) [Reset = 00h]

WDT\_STAT is shown in Table 8-15.

Return to the Summary Table.

#### Watchdog Status

## Table 8-15. WDT\_STAT Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-6 | RESERVED | R    | 0h    | Reserved   |
| 5-3 | WD_STATE | R    | 0h    | Represents Watchdog state.<br>000 = WD Idle state<br>001 = WD Open state<br>010 = WD Close state<br>011 = WD Startup state<br>100 = WD suspend state   |
| 2   | ST_WDEXP | R    | 0h    | Will flag if close window expires before writing 3 answers or if open<br>window expires.<br>1 = close window or open window expired (bit clears when read)   |
| 1   | RESERVED | R    | 0h    | Reserved   |
| 0   | ST_WDUV  | R    | 0h    | Will flag if an extra answer in close window (4 answers in close<br>window) OR a wrong answer in close window OR a wrong answer in<br>open window.<br>1 = extra or wrong answer (bit clears when read) |



### 8.1.1.14 WD\_STAT\_QA Register (Offset = 38h) [Reset = 3Ch]

WD\_STAT\_QA is shown in Table 8-16.

Return to the Summary Table.

Watchdog Answer Count and Token

#### Table 8-16. WD\_STAT\_QA Register Field Descriptions

| Bit | Field         | Туре | Reset | Description   |
|-----|---------------|------|-------|---|
| 7-6 | RESERVED      | R    | 0h    | Reserved  |
| 5-4 | ANSW_CNT[1:0] | R    | 3h    | Represents Answer count in real time  |
| 3-0 | TOKEN[3:0]    | R    | Ch    | Represents Token in real time. Enabling the watchdog sets the Token value to 0. |



### 8.1.1.15 MON\_LVL[2] Register (Offset = 41h) [Reset = 00h]

MON\_LVL[2] is shown in Table 8-17.

Return to the Summary Table.

Channel 2 voltage level.

## Table 8-17. MON\_LVL[2] Register Field Descriptions

| Bit | Field    | Туре | Reset | Description                                    |
|-----|----------|------|-------|--|
| 7-0 | ADC[7:0] | R    | 0h    | Represents MON2 voltage telemetry value in hex |



## 8.1.1.16 MON\_LVL[3] Register (Offset = 42h) [Reset = 00h]

MON\_LVL[3] is shown in Table 8-18.

Return to the Summary Table.

Channel 3 voltage level.

## Table 8-18. MON\_LVL[3] Register Field Descriptions

| Bit | Field    | Туре | Reset | Description                                    |
|-----|----------|------|-------|--|
| 7-0 | ADC[7:0] | R    | 0h    | Represents MON3 voltage telemetry value in hex |



### 8.1.1.17 MON\_LVL[4] Register (Offset = 43h) [Reset = 00h]

MON\_LVL[4] is shown in Table 8-19.

Return to the Summary Table.

Channel 4 voltage level.

## Table 8-19. MON\_LVL[4] Register Field Descriptions

| Bit | Field    | Туре | Reset | Description                                    |
|-----|----------|------|-------|--|
| 7-0 | ADC[7:0] | R    | 0h    | Represents MON4 voltage telemetry value in hex |



### 8.1.1.18 BANK\_SEL Register (Offset = F0h) [Reset = 00h]

BANK\_SEL is shown in Table 8-20.

Return to the Summary Table.

Bank Select.

#### Table 8-20. BANK\_SEL Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-1 | RESERVED    | R/W  | 0h    | Reserved   |
| 0   | BANK_Select | R/W  | 0h    | Represents bank selection.<br>0 = Bank 0<br>1 = Bank 1 |



### 8.1.1.19 PROT1 Register (Offset = F1h) [Reset = 00h]

PROT1 is shown in Table 8-21.

Return to the Summary Table.

Locks or unlocks register changes. Must match PROT2.

#### Table 8-21. PROT1 Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-6 | RESERVED | R/W  | 0h    | Reserved   |
| 5   | WRKC     | R/W  | Oh    | Represents Protection from writes for WRKC group. Both PROT1<br>and PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |
| 4   | RESERVED | R/W  | 0h    | Reserved   |
| 3   | CFG      | R/W  | Oh    | Represents Protection from writes for CFG group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible  |
| 2   | IEN      | R/W  | Oh    | Represents Protection from writes for IEN group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible  |
| 1   | MON      | R/W  | Oh    | Represents Protection from writes for MON group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible  |
| 0   | SEQ      | R/W  | Oh    | Represents Protection from writes for SEQ group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible  |



### 8.1.1.20 PROT2 Register (Offset = F2h) [Reset = 00h]

PROT2 is shown in Table 8-22.

Return to the Summary Table.

Locks or unlocks register changes. Must match PROT1.

#### Table 8-22. PROT2 Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-6 | RESERVED | R/W  | 0h    | Reserved  |
| 5   | WRKC     | R/W  | Oh    | Represents Protection from writes for CFG group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |
| 4   | RESERVED | R/W  | 0h    | Reserved  |
| 3   | CFG      | R/W  | Oh    | Represents Protection from writes for CFG group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |
| 2   | IEN      | R/W  | Oh    | Represents Protection from writes for IEN group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |
| 1   | MON      | R/W  | Oh    | Represents Protection from writes for MON group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |
| 0   | SEQ      | R/W  | Oh    | Represents Protection from writes for SEQ group. Both PROT1 and<br>PROT2 need to be set for protection.<br>0 = Changes to register are possible<br>1 = Changes to register are not possible |



## 8.1.1.21 PROT\_MON Register (Offset = F3h) [Reset = 1Fh]

PROT\_MON is shown in Table 8-23.

Return to the Summary Table.

### Locks MON registers in tandem with PROT1 and PROT2.

#### Table 8-23. PROT\_MON Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | 1h    | Protects MON4 from writes along with PROT1 and PROT2.<br>0= Changes are possible<br>1= Changes are not possible |
| 2   | MON[3]   | R/W  | 1h    | Protects MON3 from writes along with PROT1 and PROT2.<br>0= Changes are possible<br>1= Changes are not possible |
| 1   | MON[2]   | R/W  | 1h    | Protects MON2 from writes along with PROT1 and PROT2.<br>0= Changes are possible<br>1= Changes are not possible |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



### 8.1.1.22 I2CADDR Register (Offset = F9h) [Reset = 30h]

I2CADDR is shown in Table 8-24.

Return to the Summary Table.

#### I2C Address

## Table 8-24. I2CADDR Register Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7   | RESERVED        | R/W  | 0h    | Reserved  |
| 6-3 | ADDR_NVM[3:0]   | R    | 6h    | Represents I2C address from internal OTP. Default value of 30 hex.<br>Also the default I2C address for fail safe mode if I2C communication<br>fails |
| 2-0 | ADDR_STRAP[2:0] | R    | 0h    | Represents I2C address from resistor value on ADDR pin.   |



# 8.1.1.23 DEV\_CFG Register (Offset = FAh) [Reset = 00h]

DEV\_CFG is shown in Table 8-25.

Return to the Summary Table.

Status of I2C interface voltage levels.

## Table 8-25. DEV\_CFG Register Field Descriptions

| Bit | Field    | Туре | Reset | Description |
|-----|----------|------|-------|-------------|
| 7-0 | RESERVED | R    | 0h    | Reserved    |



### 8.1.2 BANK1 Registers

 Table 8-26 lists the memory-mapped registers for the BANK1 registers. All register offset addresses not listed in

 Table 8-26 should be considered as reserved locations and the register contents should not be modified.

| Offset Acronym |             | Register Name  | Section          |
|----------------|-------------|--|------------------|
| 10h            | VMON_CTL    | VMON device control register.  | Section 8.1.2.1  |
| 11h            | VMON_MISC   | Miscellaneous VMON configurations.   | Section 8.1.2.2  |
| 12h            | TEST_CFG    | Built-In Self Test (BIST) execution configuration.   | Section 8.1.2.3  |
| 13h            | IEN_UVHF    | High Frequency channel Under-Voltage Interrupt Enable register   | Section 8.1.2.4  |
| 14h            | IEN_UVLF    | Low Frequency channel Under-Voltage Interrupt Enable register.   | Section 8.1.2.5  |
| 15h            | IEN_OVHF    | High Frequency channel Over-Voltage Interrupt Enable register.   | Section 8.1.2.6  |
| 16h            | IEN_OVLF    | Low Frequency channel Over-Voltage Interrupt Enable register.  | Section 8.1.2.7  |
| 1Bh            | IEN_CONTROL | Control and Communication Fault Interrupt Enable register.   | Section 8.1.2.8  |
| 1Ch            | IEN_TEST    | Internal Test and Configuration Load Fault Interrupt<br>Enable register  | Section 8.1.2.9  |
| 1Dh            | IEN_VENDOR  | Vendor Specific Internal Interrupt Enable register.  | Section 8.1.2.10 |
| 1Eh            | MON_CH_EN   | Channel Voltage Monitoring Enable.   | Section 8.1.2.11 |
| 1Fh            | VRANGE_MULT | Channel Voltage Monitoring Range/Scaling.  | Section 8.1.2.12 |
| 30h            | UV_HF[2]    | Channel 2 High Frequency channel Under-Voltage threshold.  | Section 8.1.2.13 |
| 31h            | OV_HF[2]    | Channel 2 High Frequency channel Over-Voltage threshold.   | Section 8.1.2.14 |
| 32h            | UV_LF[2]    | Channel 2 Low Frequency channel Under-Voltage threshold.   | Section 8.1.2.15 |
| 33h            | OV_LF[2]    | Channel 2 Low Frequency channel Over-Voltage threshold.  | Section 8.1.2.16 |
| 34h            | FLT_HF[2]   | Channel 2 UV and OV debouncing for High Frequency<br>thresholds comparator output.   | Section 8.1.2.17 |
| 35h            | FC_LF[2]    | Channel 2 Low Frequency Path G(s) Cutoff Frequency<br>(-3dB point). The register changes the filter properties<br>of the programmable LPF such that the total frequency<br>response G(s) meets these cutoff frequencies. | Section 8.1.2.18 |
| 40h            | UV_HF[3]    | Channel 3 High Frequency channel Under-Voltage threshold.  | Section 8.1.2.19 |
| 41h            | OV_HF[3]    | Channel 3 High Frequency channel Over-Voltage threshold.   | Section 8.1.2.20 |
| 42h            | UV_LF[3]    | Channel 3 Low Frequency channel Under-Voltage threshold.   | Section 8.1.2.21 |
| 43h            | OV_LF[3]    | Channel 3 Low Frequency channel Over-Voltage threshold.  | Section 8.1.2.22 |
| 44h            | FLT_HF[3]   | Channel 3 UV and OV debouncing for High Frequency thresholds comparator output.  | Section 8.1.2.23 |
| 45h            | FC_LF[3]    | Channel 3 Low Frequency Path G(s) Cutoff Frequency<br>(-3dB point). The register changes the filter properties<br>of the programmable LPF such that the total frequency<br>response G(s) meets these cutoff frequencies. | Section 8.1.2.24 |
| 50h            | UV_HF[4]    | Channel 4 High Frequency channel Under-Voltage threshold.  | Section 8.1.2.25 |



| Table 8-26. BANK1 Registers (continued) |              |  |                  |  |
|---|--------------|--|------------------|--|
| Offset                                  | Acronym      | Register Name  | Section          |  |
| 51h                                     | OV_HF[4]     | Channel 4 High Frequency channel Over-Voltage threshold.   | Section 8.1.2.26 |  |
| 52h                                     | UV_LF[4]     | Channel 4 Low Frequency channel Under-Voltage threshold.   | Section 8.1.2.27 |  |
| 53h                                     | OV_LF[4]     | Channel 4 Low Frequency channel Over-Voltage threshold.  | Section 8.1.2.28 |  |
| 54h                                     | FLT_HF[4]    | Channel 4 UV and OV debouncing for High Frequency thresholds comparator output.  | Section 8.1.2.29 |  |
| 55h                                     | FC_LF[4]     | Channel 4 Low Frequency Path G(s) Cutoff Frequency<br>(-3dB point). The register changes the filter properties<br>of the programmable LPF such that the total frequency<br>response G(s) meets these cutoff frequencies. | Section 8.1.2.30 |  |
| 9Eh                                     | ESM          | ESM threshold time for asserting a fault.  | Section 8.1.2.31 |  |
| 9Fh                                     | TI_CONTROL   | Manual BIST/WD EN/Manual Reset via I2C/ESM deglitch/<br>Reset delay  | Section 8.1.2.32 |  |
| A1h                                     | AMSK_ON      | Auto-mask UVLF, UVHF, and OVHF interrupts on power up transitions.   | Section 8.1.2.33 |  |
| A2h                                     | AMSK_OFF     | Auto-mask UVLF, UVHF, and OVHF interrupts on power down transitions.   | Section 8.1.2.34 |  |
| A5h                                     | SEQ_TOUT_MSB | Timeout for UV faults during powerup and power down.   | Section 8.1.2.35 |  |
| A6h                                     | SEQ_TOUT_LSB | Timeout for UV faults during powerup and power down.   | Section 8.1.2.36 |  |
| A8h                                     | SEQ_UP_THLD  | Threshold at which AMSK is released (VMON considered on) for power up.   | Section 8.1.2.37 |  |
| A9h                                     | SEQ_DN_THLD  | Threshold at which AMSK is released (VMON considered off) for power down.  | Section 8.1.2.38 |  |
| AAh                                     | WDT_CFG      | Max violation count for WD and Delay multiplier for Start<br>Up Window.  | Section 8.1.2.39 |  |
| ABh                                     | WDT_CLOSE    | Close Window Time.   | Section 8.1.2.40 |  |
| ACh                                     | WDT_OPEN     | Open Window Time.  | Section 8.1.2.41 |  |
| ADh                                     | WDT_QA_CFG   | Feedback/Poly/Seed for Watchdog.   | Section 8.1.2.42 |  |
| AEh                                     | WDT_ANSWER   | Answer for the Watchdog.   | Section 8.1.2.43 |  |
| F0h                                     | BANK_SEL     | Bank Select.   | Section 8.1.2.44 |  |

Complex bit access types are encoded to fit into small table cells. Table 8-27 shows the codes that are used for access types in this section.

| Access Type            | Code | Description                            |  |  |
|------------------------|------|--|--|--|
| Read Type              |      |  |  |  |
| R                      | R    | Read                                   |  |  |
| Write Type             |      |  |  |  |
| W                      | W    | Write                                  |  |  |
| Reset or Default Value |      |  |  |  |
| -n                     |      | Value after reset or the default value |  |  |

#### Table 8-27. BANK1 Access Type Codes


# 8.1.2.1 VMON\_CTL Register (Offset = 10h) [Reset = 20h]

VMON\_CTL is shown in Table 8-28.

Return to the Summary Table.

VMON device control register.

# Table 8-28. VMON\_CTL Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-5 | RESERVED       | R/W  | 0h    | Reserved   |
| 4   | FORCE_WDO_LOW  | R/W  | 0h    | Force assertion of WDO                                     |
| 3   | RESET_PROT     | R/W  | 0h    | Reset_Prot = read 0, write 1 to clear Protection registers |
| 2-1 | RESERVED       | R/W  | 0h    | Reserved   |
| 0   | FORCE_NIRQ_LOW | R/W  | 0h    | Force assertion of NIRQ                                    |



## 8.1.2.2 VMON\_MISC Register (Offset = 11h) [Reset = X0h]

VMON\_MISC is shown in Table 8-29.

Return to the Summary Table.

Miscellaneous VMON configurations.

#### Table 8-29. VMON\_MISC Register Field Descriptions

| Bit | Field        | Туре | Reset | Description  |
|-----|--------------|------|-------|--|
| 7   | RESERVED     | R/W  | 0h    | Reserved   |
| 6-4 | WDO_DLY[2:0] | R/W  | 0h    | WDO_Delay (not applicable for latched WDO)               |
| 3-2 | RESERVED     | R/W  | 0h    | Reserved   |
| 1   | REQ_PEC      | R/W  | Xh    | Require PEC.<br>0 = PEC not required<br>1 = PEC required |
| 0   | EN_PEC       | R/W  | Xh    | Enable PEC.<br>0 = PEC not enabled<br>1 = PEC enabled    |



# 8.1.2.3 TEST\_CFG Register (Offset = 12h) [Reset = X0h]

TEST\_CFG is shown in Table 8-30.

#### Return to the Summary Table.

Built-In Self Test (BIST) execution configuration.

# Table 8-30. TEST\_CFG Register Field Descriptions

| Bit | Field     | Туре | Reset | Description                             |
|-----|-----------|------|-------|---|
| 7-3 | RESERVED  | R/W  | 0h    | Reserved                                |
| 2   | AT_SHDN   | R/W  | Xh    | Run BIST at SHDN                        |
| 1   | AT_POR[1] | R/W  | Xh    | Run BIST at POR, 2nd bit for redundancy |
| 0   | AT_POR[0] | R/W  | Xh    | Run BIST at POR                         |



# 8.1.2.4 IEN\_UVHF Register (Offset = 13h) [Reset = X0h]

IEN\_UVHF is shown in Table 8-31.

#### Return to the Summary Table.

High Frequency channel Under-Voltage Interrupt Enable register

#### Table 8-31. IEN\_UVHF Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | Xh    | UVHF interrupt enable for MON4,<br>0 = Disable,<br>1 = Enable |
| 2   | MON[3]   | R/W  | Xh    | UVHF interrupt enable for MON3,<br>0 = Disable,<br>1 = Enable |
| 1   | MON[2]   | R/W  | Xh    | UVHF interrupt enable for MON2,<br>0 = Disable,<br>1 = Enable |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



# 8.1.2.5 IEN\_UVLF Register (Offset = 14h) [Reset = X0h]

IEN\_UVLF is shown in Table 8-32.

#### Return to the Summary Table.

Low Frequency channel Under-Voltage Interrupt Enable register.

#### Table 8-32. IEN\_UVLF Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | Xh    | UVLF interrupt enable for MON4,<br>0 = Disable,<br>1 = Enable |
| 2   | MON[3]   | R/W  | Xh    | UVLF interrupt enable for MON3,<br>0 = Disable,<br>1 = Enable |
| 1   | MON[2]   | R/W  | Xh    | UVLF interrupt enable for MON2,<br>0 = Disable,<br>1 = Enable |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



# 8.1.2.6 IEN\_OVHF Register (Offset = 15h) [Reset = X0h]

IEN\_OVHF is shown in Table 8-33.

#### Return to the Summary Table.

High Frequency channel Over-Voltage Interrupt Enable register.

#### Table 8-33. IEN\_OVHF Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | Xh    | OVHF interrupt enable for MON4,<br>0 = Disable,<br>1 = Enable |
| 2   | MON[3]   | R/W  | Xh    | OVHF interrupt enable for MON3,<br>0 = Disable,<br>1 = Enable |
| 1   | MON[2]   | R/W  | Xh    | OVHF interrupt enable for MON2,<br>0 = Disable,<br>1 = Enable |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



# 8.1.2.7 IEN\_OVLF Register (Offset = 16h) [Reset = X0h]

IEN\_OVLF is shown in Table 8-34.

#### Return to the Summary Table.

Low Frequency channel Over-Voltage Interrupt Enable register.

#### Table 8-34. IEN\_OVLF Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | Xh    | OVLF interrupt enable for MON4,<br>0 = Disable,<br>1 = Enable |
| 2   | MON[3]   | R/W  | Xh    | OVLF interrupt enable for MON3,<br>0 = Disable,<br>1 = Enable |
| 1   | MON[2]   | R/W  | Xh    | OVLF interrupt enable for MON2,<br>0 = Disable,<br>1 = Enable |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



### 8.1.2.8 IEN\_CONTROL Register (Offset = 1Bh) [Reset = X0h]

IEN\_CONTROL is shown in Table 8-35.

#### Return to the Summary Table.

Control and Communication Fault Interrupt Enable register.

#### Table 8-35. IEN\_CONTROL Register Field Descriptions

| Bit | Field      | Туре | Reset | Description   |
|-----|------------|------|-------|---|
| 7-5 | RESERVED   | R/W  | 0h    | Reserved  |
| 4   | RT_CRC_Int | R/W  | Oh    | Register Run time CRC (Cyclic Redundancy Checking) error<br>Interrupt is a static CRC performed on the register map content. If<br>enabled there does not need to be any data read or write for this<br>CRC check to occur. The purpose of this CRC is to identify if a static<br>bit flip or random error in the register map content has occurred.<br>This safety mechanism is carried out using a CRC-8 polynomial, in<br>the case of a read or write operation the register map content will<br>change and the polynomial is re-calculated with the new value after<br>the changes. Interrupt is reported in INT_CONTROL_F_CRC register<br>of Bank 0.<br>0 = Disable Interrupt Mapping,<br>1 = Enable Interrupt Mapping |
| 3   | RESERVED   | R/W  | 0h    | Reserved  |
| 2   | TSD_INT    | R/W  | Xh    | Thermal shutdown Interrupt.<br>0 = Disable,<br>1 = Enable   |
| 1   | RESERVED   | R/W  | 0h    | Reserved  |
| 0   | PEC_INT    | R/W  | Xh    | PEC Error Interrupt.<br>0 = Disable,<br>1 = Enable  |



# 8.1.2.9 IEN\_TEST Register (Offset = 1Ch) [Reset = X0h]

IEN\_TEST is shown in Table 8-36.

#### Return to the Summary Table.

Internal Test and Configuration Load Fault Interrupt Enable register

#### Table 8-36. IEN\_TEST Register Field Descriptions

| Bit | Field             | Туре | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7-4 | RESERVED          | R/W  | 0h    | Reserved   |
| 3   | ECC_SEC           | R/W  | Xh    | SEC Error Interrupt.<br>0 = Disable,<br>1 = Enable     |
| 2   | RESERVED          | R/W  | 0h    | Reserved   |
| 1   | BIST_Complete_INT | R/W  | Xh    | BIST complete Interrupt.<br>0 = Disable,<br>1 = Enable |
| 0   | BIST_Fail_INT     | R/W  | Xh    | BIST Fail Interrupt.<br>0 = Disable,<br>Enable = 1     |



## 8.1.2.10 IEN\_VENDOR Register (Offset = 1Dh) [Reset = X0h]

IEN\_VENDOR is shown in Table 8-37.

Return to the Summary Table.

Vendor Specific Internal Interrupt Enable register.

#### Table 8-37. IEN\_VENDOR Register Field Descriptions

| Bit | Field                 | Туре | Reset | Description  |
|-----|-----------------------|------|-------|--|
| 7   | Startup Self-Test_CRC | R/W  | Oh    | Startup Self-Test_CRC Interrupt.<br>0 = Disable Interrupt Mapping,<br>1 = Enable Interrupt Mapping |
| 6   | RESERVED              | R/W  | 0h    | Reserved   |
| 5   | NRST_MISMATCH         | R/W  | Oh    | NRST mismatch Interrupt.<br>0 = Disable Interrupt Mapping,<br>1 = Enable Interrupt Mapping         |
| 4   | ESM_TO_WDO            | R/W  | Oh    | Maps ESM fault to WDO.<br>0 = Not mapped<br>1 = Mapped   |
| 3   | ESM_TO_NIRQ           | R/W  | Xh    | Maps ESM fault to NIRQ.<br>0 = Not mapped<br>1 = Mapped  |
| 2   | WDT_TO_NIRQ           | R/W  | Xh    | Maps Watchdog fault to NIRQ.<br>0 = Not mapped<br>1 = Mapped                                       |
| 1   | ESM_TO_NRST           | R/W  | Xh    | Maps ESM fault to NRST.<br>0 = Not mapped<br>1 = Mapped  |
| 0   | WDT_TO_NRST           | R/W  | Xh    | Maps Watchdog fault to NRST.<br>0 = Not mapped<br>1 = Mapped                                       |



# 8.1.2.11 MON\_CH\_EN Register (Offset = 1Eh) [Reset = X0h]

MON\_CH\_EN is shown in Table 8-38.

Return to the Summary Table.

Channel Voltage Monitoring Enable.

#### Table 8-38. MON\_CH\_EN Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-4 | RESERVED | R/W  | 0h    | Reserved   |
| 3   | MON[4]   | R/W  | Xh    | Enables MON4 monitoring.<br>0 = Disabled,<br>1 = Enabled |
| 2   | MON[3]   | R/W  | Xh    | Enables MON3 monitoring.<br>0 = Disabled,<br>1 = Enabled |
| 1   | MON[2]   | R/W  | Xh    | Enables MON2 monitoring.<br>0 = Disabled,<br>1 = Enabled |
| 0   | RESERVED | R/W  | 0h    | Reserved   |



## 8.1.2.12 VRANGE\_MULT Register (Offset = 1Fh) [Reset = X0h]

VRANGE\_MULT is shown in Table 8-39.

Return to the Summary Table.

Channel Voltage Monitoring Range/Scaling.

#### Table 8-39. VRANGE\_MULT Register Field Descriptions

| Bit | Field    | Туре | Reset | Description                           |
|-----|----------|------|-------|---------------------------------------|
| 7-4 | RESERVED | R/W  | 0h    | Reserved                              |
| 3   | MON[4]   | R/W  | Xh    | Scalar for MON4.<br>0 = 1x,<br>1 = 4x |
| 2   | MON[3]   | R/W  | Xh    | Scalar for MON3.<br>0 = 1x,<br>1 = 4x |
| 1   | MON[2]   | R/W  | Xh    | Scalar for MON2.<br>0 = 1x,<br>1 = 4x |
| 0   | RESERVED | R/W  | 0h    | Reserved                              |



## 8.1.2.13 UV\_HF[2] Register (Offset = 30h) [Reset = X0h]

UV\_HF[2] is shown in Table 8-40.

#### Return to the Summary Table.

Channel 2 High Frequency channel Under-Voltage threshold.

### Table 8-40. UV\_HF[2] Register Field Descriptions

|   | Bit | Field          | Туре | Reset | Description  |
|---|-----|----------------|------|-------|--|
| - | 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.14 OV\_HF[2] Register (Offset = 31h) [Reset = X0h]

OV\_HF[2] is shown in Table 8-41.

#### Return to the Summary Table.

Channel 2 High Frequency channel Over-Voltage threshold.

### Table 8-41. OV\_HF[2] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.15 UV\_LF[2] Register (Offset = 32h) [Reset = X0h]

UV\_LF[2] is shown in Table 8-42.

#### Return to the Summary Table.

Channel 2 Low Frequency channel Under-Voltage threshold.

### Table 8-42. UV\_LF[2] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.16 OV\_LF[2] Register (Offset = 33h) [Reset = X0h]

OV\_LF[2] is shown in Table 8-43.

#### Return to the Summary Table.

Channel 2 Low Frequency channel Over-Voltage threshold.

# Table 8-43. OV\_LF[2] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.17 FLT\_HF[2] Register (Offset = 34h) [Reset = X0h]

FLT\_HF[2] is shown in Table 8-44.

#### Return to the Summary Table.

Channel 2 UV and OV debouncing for High Frequency thresholds comparator output.

### Table 8-44. FLT\_HF[2] Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-4 | OV_DEB[3:0] | R/W  | Oh    | Overvoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>$0000b = 0.1\mu s \ 1000b = 25.6\mu s$<br>$0001b = 0.2\mu s \ 1001b = 51.2\mu s$<br>$0010b = 0.4\mu s \ 1010b = 102.4\mu s$<br>$0011b = 0.8\mu s \ 1011b = 102.4\mu s$<br>$0100b = 1.6\mu s \ 1100b = 102.4\mu s$<br>$0101b = 3.2\mu s \ 1101b = 102.4\mu s$<br>$0110b = 6.4\mu s \ 1110b = 102.4\mu s$<br>$0111b = 12.8\mu s \ 1111b = 102.4\mu s$  |
| 3-0 | UV_DEB[3:0] | R/W  | Xh    | Undervoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>$0000b = 0.1\mu s \ 1000b = 25.6\mu s$<br>$0001b = 0.2\mu s \ 1001b = 51.2\mu s$<br>$0010b = 0.4\mu s \ 1010b = 102.4\mu s$<br>$0010b = 1.6\mu s \ 1100b = 102.4\mu s$<br>$0101b = 3.2\mu s \ 1101b = 102.4\mu s$<br>$0110b = 6.4\mu s \ 1110b = 102.4\mu s$<br>$0110b = 6.4\mu s \ 1110b = 102.4\mu s$<br>$0111b = 12.8\mu s \ 1111b = 102.4\mu s$ |



### 8.1.2.18 FC\_LF[2] Register (Offset = 35h) [Reset = X0h]

FC\_LF[2] is shown in Table 8-45.

#### Return to the Summary Table.

Channel 2 Low Frequency Path G(s) Cutoff Frequency (-3dB point). The register changes the filter properties of the programmable LPF such that the total frequency response G(s) meets these cutoff frequencies.

#### Table 8-45. FC\_LF[2] Register Field Descriptions

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-5 | RESERVED          | R/W  | 0h    | Reserved  |
| 4   | OVHF_TO_NRST      | R/W  | 0h    | Maps MON2 OVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 3   | UVHF_TO_NRST      | R/W  | Xh    | Maps MON2 UVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 2-0 | Cut_off_Freq[2:0] | R/W  | Xh    | MON2 Cut of frequency for LF faults filter<br>000 = Invalid<br>001 = Invalid<br>010 = 250Hz<br>011 = 500Hz<br>100 = 1kHz<br>101 = 2kHz<br>110 = 4kHz<br>111 = Invalid |



# 8.1.2.19 UV\_HF[3] Register (Offset = 40h) [Reset = X0h]

UV\_HF[3] is shown in Table 8-46.

#### Return to the Summary Table.

Channel 3 High Frequency channel Under-Voltage threshold.

### Table 8-46. UV\_HF[3] Register Field Descriptions

|   | Bit | Field          | Туре | Reset | Description   |
|---|-----|----------------|------|-------|---|
| - | 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8Vto 5.9V<br>with 1 LSB = 20mV. |



## 8.1.2.20 OV\_HF[3] Register (Offset = 41h) [Reset = X0h]

OV\_HF[3] is shown in Table 8-47.

#### Return to the Summary Table.

Channel 3 High Frequency channel Over-Voltage threshold.

### Table 8-47. OV\_HF[3] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.21 UV\_LF[3] Register (Offset = 42h) [Reset = X0h]

UV\_LF[3] is shown in Table 8-48.

#### Return to the Summary Table.

Channel 3 Low Frequency channel Under-Voltage threshold.

# Table 8-48. UV\_LF[3] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.22 OV\_LF[3] Register (Offset = 43h) [Reset = X0h]

OV\_LF[3] is shown in Table 8-49.

#### Return to the Summary Table.

Channel 3 Low Frequency channel Over-Voltage threshold.

# Table 8-49. OV\_LF[3] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.23 FLT\_HF[3] Register (Offset = 44h) [Reset = X0h]

FLT\_HF[3] is shown in Table 8-50.

#### Return to the Summary Table.

Channel 3 UV and OV debouncing for High Frequency thresholds comparator output.

### Table 8-50. FLT\_HF[3] Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-4 | OV_DEB[3:0] | R/W  | Oh    | Overvoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>0000b = $0.1\mu$ s 1000b = $25.6\mu$ s<br>0001b = $0.2\mu$ s 1001b = $51.2\mu$ s<br>0010b = $0.4\mu$ s 1010b = $102.4\mu$ s<br>0011b = $0.8\mu$ s 1011b = $102.4\mu$ s<br>0100b = $1.6\mu$ s 1100b = $102.4\mu$ s<br>0101b = $3.2\mu$ s 1101b = $102.4\mu$ s<br>0110b = $6.4\mu$ s 1110b = $102.4\mu$ s<br>0111b = $12.8\mu$ s 1111b = $102.4\mu$ s  |
| 3-0 | UV_DEB[3:0] | R/W  | Xh    | Undervoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>0000b = $0.1\mu$ s 1000b = $25.6\mu$ s<br>0001b = $0.2\mu$ s 1001b = $51.2\mu$ s<br>0010b = $0.4\mu$ s 1010b = $102.4\mu$ s<br>0011b = $0.8\mu$ s 1011b = $102.4\mu$ s<br>0100b = $1.6\mu$ s 1100b = $102.4\mu$ s<br>0101b = $3.2\mu$ s 1101b = $102.4\mu$ s<br>0110b = $6.4\mu$ s 1110b = $102.4\mu$ s<br>0111b = $12.8\mu$ s 1111b = $102.4\mu$ s |



### 8.1.2.24 FC\_LF[3] Register (Offset = 45h) [Reset = X0h]

FC\_LF[3] is shown in Table 8-51.

#### Return to the Summary Table.

Channel 3 Low Frequency Path G(s) Cutoff Frequency (-3dB point). The register changes the filter properties of the programmable LPF such that the total frequency response G(s) meets these cutoff frequencies.

#### Table 8-51. FC\_LF[3] Register Field Descriptions

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-5 | RESERVED          | R/W  | 0h    | Reserved  |
| 4   | OVHF_TO_NRST      | R/W  | Oh    | Maps MON3 OVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 3   | UVHF_TO_NRST      | R/W  | Xh    | Maps MON3 UVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 2-0 | Cut_off_Freq[2:0] | R/W  | Xh    | MON3 Cut of frequency for LF faults filter<br>000 = Invalid<br>001 = Invalid<br>010 = 250Hz<br>011 = 500Hz<br>100 = 1kHz<br>101 = 2kHz<br>110 = 4kHz<br>111 = Invalid |



# 8.1.2.25 UV\_HF[4] Register (Offset = 50h) [Reset = X0h]

UV\_HF[4] is shown in Table 8-52.

#### Return to the Summary Table.

Channel 4 High Frequency channel Under-Voltage threshold.

### Table 8-52. UV\_HF[4] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



## 8.1.2.26 OV\_HF[4] Register (Offset = 51h) [Reset = X0h]

OV\_HF[4] is shown in Table 8-53.

#### Return to the Summary Table.

Channel 4 High Frequency channel Over-Voltage threshold.

### Table 8-53. OV\_HF[4] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for High Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.27 UV\_LF[4] Register (Offset = 52h) [Reset = X0h]

UV\_LF[4] is shown in Table 8-54.

#### Return to the Summary Table.

Channel 4 Low Frequency channel Under-Voltage threshold.

# Table 8-54. UV\_LF[4] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Undervoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.28 OV\_LF[4] Register (Offset = 53h) [Reset = X0h]

OV\_LF[4] is shown in Table 8-55.

#### Return to the Summary Table.

Channel 4 Low Frequency channel Over-Voltage threshold.

# Table 8-55. OV\_LF[4] Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Overvoltage threshold for Low Frequency component of monitored channel.<br>The 8-bit value interpretation depends on the scaling setting in register VRANGE_MULT.<br>With scaling = 1x, the 8-bit value represents the range 0.2V to 1.475V<br>with 1 LSB = 5mV.<br>With scaling = 4x, the 8-bit value represents the range 0.8V to 5.9V<br>with 1 LSB = 20mV. |



# 8.1.2.29 FLT\_HF[4] Register (Offset = 54h) [Reset = X0h]

FLT\_HF[4] is shown in Table 8-56.

#### Return to the Summary Table.

Channel 4 UV and OV debouncing for High Frequency thresholds comparator output.

### Table 8-56. FLT\_HF[4] Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-4 | OV_DEB[3:0] | R/W  | 0h    | Overvoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>$0000b = 0.1\mu s \ 1000b = 25.6\mu s$<br>$0001b = 0.2\mu s \ 1001b = 51.2\mu s$<br>$0010b = 0.4\mu s \ 1010b = 102.4\mu s$<br>$0011b = 0.8\mu s \ 1011b = 102.4\mu s$<br>$0100b = 1.6\mu s \ 1100b = 102.4\mu s$<br>$0101b = 3.2\mu s \ 1101b = 102.4\mu s$<br>$0110b = 6.4\mu s \ 1110b = 102.4\mu s$<br>$0111b = 12.8\mu s \ 1111b = 102.4\mu s$  |
| 3-0 | UV_DEB[3:0] | R/W  | Xh    | Undervoltage comparator output debounce time (dont assert until output is stable for debounce time) for High Frequency monitoring path.<br>$0000b = 0.1\mu s \ 1000b = 25.6\mu s$<br>$0001b = 0.2\mu s \ 1001b = 51.2\mu s$<br>$0010b = 0.4\mu s \ 1010b = 102.4\mu s$<br>$0011b = 0.8\mu s \ 1011b = 102.4\mu s$<br>$0100b = 1.6\mu s \ 1100b = 102.4\mu s$<br>$0101b = 3.2\mu s \ 1101b = 102.4\mu s$<br>$0110b = 6.4\mu s \ 1110b = 102.4\mu s$<br>$0111b = 12.8\mu s \ 1111b = 102.4\mu s$ |



### 8.1.2.30 FC\_LF[4] Register (Offset = 55h) [Reset = X0h]

FC\_LF[4] is shown in Table 8-57.

#### Return to the Summary Table.

Channel 4 Low Frequency Path G(s) Cutoff Frequency (-3dB point). The register changes the filter properties of the programmable LPF such that the total frequency response G(s) meets these cutoff frequencies.

#### Table 8-57. FC\_LF[4] Register Field Descriptions

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-5 | RESERVED          | R/W  | 0h    | Reserved  |
| 4   | OVHF_TO_NRST      | R/W  | Oh    | Maps MON4 OVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 3   | UVHF_TO_NRST      | R/W  | Xh    | Maps MON4 UVHF fault to NRST<br>0 = Not mapped,<br>1 = Mapped   |
| 2-0 | Cut_off_Freq[2:0] | R/W  | Xh    | MON4 Cut of frequency for LF faults filter<br>000 = Invalid<br>001 = Invalid<br>010 = 250Hz<br>011 = 500Hz<br>100 = 1kHz<br>101 = 2kHz<br>110 = 4kHz<br>111 = Invalid |



### 8.1.2.31 ESM Register (Offset = 9Eh) [Reset = X0h]

ESM is shown in Table 8-58.

Return to the Summary Table.

ESM threshold time for asserting a fault.

# Table 8-58. ESM Register Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | THRESHOLD[7:0] | R/W  | Xh    | Threshold value representing the ESM delay time (1ms to 864ms) |



# 8.1.2.32 TI\_CONTROL Register (Offset = 9Fh) [Reset = X0h]

TI\_CONTROL is shown in Table 8-59.

Return to the Summary Table.

Manual BIST/WD EN/Manual Reset via I2C/ESM deglitch/Reset delay

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7   | ENTER_BIST   | R/W  | 0h    | Manual BIST.<br>1 = Enter BIST  |
| 6   | WDT_EN       | R/W  | Oh    | Watchdog EN to be used along with hardware WD_EN pin.<br>1 = Watchdog Enabled,<br>0 = Watchdog Disabled                       |
| 5   | I2C_MR       | R/W  | 0h    | Manual Reset.<br>1 = Assert NRST low  |
| 4-3 | ESM_DEB[1:0] | R/W  | Xh    | ESM debounce filter<br>00 = 10µs<br>01 = 25µs<br>10 = 50µs<br>11 = 100µs  |
| 2-0 | RST_DLY[2:0] | R/W  | Xh    | Reset delay<br>000 = 200µs<br>001 = 1ms<br>010 = 10ms<br>011 = 16ms<br>100 = 20ms<br>101 = 70ms<br>110 = 100ms<br>111 = 200ms |



# 8.1.2.33 AMSK\_ON Register (Offset = A1h) [Reset = X0h]

AMSK\_ON is shown in Table 8-60.

#### Return to the Summary Table.

Auto-mask UVLF, UVHF, and OVHF interrupts on power up transitions.

#### Table 8-60. AMSK\_ON Register Field Descriptions

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | RESERVED | R/W  | 0h    | Reserved  |
| 3   | MON[4]   | R/W  | Xh    | Automask at power on for MON4.<br>0 = Disabled<br>1 = Enabled |
| 2   | MON[3]   | R/W  | Xh    | Automask at power on for MON3.<br>0 = Disabled<br>1 = Enabled |
| 1   | MON[2]   | R/W  | Xh    | Automask at power on for MON2.<br>0 = Disabled<br>1 = Enabled |
| 0   | RESERVED | R/W  | 0h    | Reserved  |



# 8.1.2.34 AMSK\_OFF Register (Offset = A2h) [Reset = X0h]

AMSK\_OFF is shown in Table 8-61.

Return to the Summary Table.

Auto-mask UVLF, UVHF, and OVHF interrupts on power down transitions.

# Table 8-61. AMSK\_OFF Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-4 | RESERVED | R/W  | 0h    | Reserved   |
| 3   | MON[4]   | R/W  | Xh    | Automask at power off for MON4.<br>0 = Disabled<br>1 = Enabled |
| 2   | MON[3]   | R/W  | Xh    | Automask at power off for MON3.<br>0 = Disabled<br>1 = Enabled |
| 1   | MON[2]   | R/W  | Xh    | Automask at power off for MON2.<br>0 = Disabled<br>1 = Enabled |
| 0   | RESERVED | R/W  | 0h    | Reserved   |



### 8.1.2.35 SEQ\_TOUT\_MSB Register (Offset = A5h) [Reset = X0h]

SEQ\_TOUT\_MSB is shown in Table 8-62.

Return to the Summary Table.

Timeout for UV faults during powerup and power down.

# Table 8-62. SEQ\_TOUT\_MSB Register Field Descriptions

| Bit | Field          | Туре | Reset | Description           |
|-----|----------------|------|-------|-----------------------|
| 7-0 | MILLISEC[15:8] | R/W  | Xh    | Sequence time out MSB |

107



# 8.1.2.36 SEQ\_TOUT\_LSB Register (Offset = A6h) [Reset = X0h]

SEQ\_TOUT\_LSB is shown in Table 8-63.

Return to the Summary Table.

Timeout for UV faults during powerup and power down.

# Table 8-63. SEQ\_TOUT\_LSB Register Field Descriptions

| Bit | Field         | Туре | Reset | Description           |
|-----|---------------|------|-------|-----------------------|
| 7-0 | MILLISEC[7:0] | R/W  | Xh    | Sequence time out LSB |


### 8.1.2.37 SEQ\_UP\_THLD Register (Offset = A8h) [Reset = X0h]

SEQ\_UP\_THLD is shown in Table 8-64.

Return to the Summary Table.

Threshold at which AMSK is released (VMON considered on) for power up.

# Table 8-64. SEQ\_UP\_THLD Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-4 | RESERVED | R/W  | 0h    | Reserved   |
| 3   | MON[4]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON4.<br>0 = off threshold,<br>1 = UVLF threshold |
| 2   | MON[3]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON3.<br>0 = off threshold,<br>1 = UVLF threshold |
| 1   | MON[2]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON2.<br>0 = off threshold,<br>1 = UVLF threshold |
| 0   | RESERVED | R/W  | 0h    | Reserved   |



## 8.1.2.38 SEQ\_DN\_THLD Register (Offset = A9h) [Reset = X0h]

SEQ\_DN\_THLD is shown in Table 8-65.

Return to the Summary Table.

Threshold at which AMSK is released (VMON considered off) for power down.

#### Table 8-65. SEQ\_DN\_THLD Register Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-4 | RESERVED | R/W  | 0h    | Reserved   |
| 3   | MON[4]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON4.<br>0 = off threshold,<br>1 = UVLF threshold |
| 2   | MON[3]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON3.<br>0 = off threshold,<br>1 = UVLF threshold |
| 1   | MON[2]   | R/W  | Xh    | AMSK releases at UVLF or OFF threshold for MON2.<br>0 = off threshold,<br>1 = UVLF threshold |
| 0   | RESERVED | R/W  | 0h    | Reserved   |



## 8.1.2.39 WDT\_CFG Register (Offset = AAh) [Reset = X0h]

WDT\_CFG is shown in Table 8-66.

#### Return to the Summary Table.

#### Max violation count for WD and Delay multiplier for Start Up Window.

#### Table 8-66. WDT\_CFG Register Field Descriptions

| Bit | Field                               | Туре | Reset | Description   |
|-----|-------------------------------------|------|-------|---|
| 7   | RESERVED                            | R/W  | 0h    | Reserved  |
| 6-4 | MAX_VIOLATION_COUN<br>T             | R/W  | Oh    | Max violation count for Watchdog<br>000 = 0<br>001 = 1<br>010 = 2<br>011 = 3<br>100 = 4<br>101 = 5<br>110 = 6<br>111 = 7  |
| 3   | RESERVED                            | R/W  | 0h    | Reserved  |
| 2-0 | WDT_Startup_DLY_MULT<br>IPLIER[2:0] | R/W  | Xh    | Watchdog Startup delay multiplier<br>000 = 0<br>001 = 1<br>010 = 2<br>011 = 3<br>100 = 4<br>101 = 5<br>110 = 6<br>111 = 7 |



### 8.1.2.40 WDT\_CLOSE Register (Offset = ABh) [Reset = X0h]

WDT\_CLOSE is shown in Table 8-67.

Return to the Summary Table.

Close Window Time.

## Table 8-67. WDT\_CLOSE Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                      |
|-----|------------|------|-------|----------------------------------|
| 7-0 | CLOSE[7:0] | R/W  | Xh    | Close window time (1ms to 864ms) |



## 8.1.2.41 WDT\_OPEN Register (Offset = ACh) [Reset = X0h]

WDT\_OPEN is shown in Table 8-68.

Return to the Summary Table.

Open Window Time.

## Table 8-68. WDT\_OPEN Register Field Descriptions

| Bit | Field     | Туре | Reset | Description                     |
|-----|-----------|------|-------|---------------------------------|
| 7-0 | OPEN[7:0] | R/W  | Xh    | Open window time (1ms to 864ms) |



# 8.1.2.42 WDT\_QA\_CFG Register (Offset = ADh) [Reset = 00h]

WDT\_QA\_CFG is shown in Table 8-69.

Return to the Summary Table.

FeedbackPolt/Seed for Watchdog.

#### Table 8-69. WDT\_QA\_CFG Register Field Descriptions

| Bit | Field     | Туре | Reset | Description                        |
|-----|-----------|------|-------|------------------------------------|
| 7-6 | FDBK[1:0] | R/W  | 0h    | Feedback used for computing answer |
| 5-4 | POLY[1:0] | R/W  | 0h    | Poly used for computing answer     |
| 3-0 | SEED[3:0] | R/W  | 0h    | Seed used for computing answer     |



### 8.1.2.43 WDT\_ANSWER Register (Offset = AEh) [Reset = 00h]

WDT\_ANSWER is shown in Table 8-70.

Return to the Summary Table.

Answer for the Watchdog.

## Table 8-70. WDT\_ANSWER Register Field Descriptions

| Bit | Field       | Туре | Reset | Description |
|-----|-------------|------|-------|-------------|
| 7-0 | ANSWER[7:0] | R/W  | 0h    | Answer      |



# 8.1.2.44 BANK\_SEL Register (Offset = F0h) [Reset = 00h]

BANK\_SEL is shown in Table 8-71.

Return to the Summary Table.

Bank Select.

## Table 8-71. BANK\_SEL Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-1 | RESERVED    | R/W  | 0h    | Reserved   |
| 0   | BANK_Select | R/W  | 0h    | Represents bank selection.<br>0 = Bank 0<br>1 = Bank 1 |



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Modern SOC and FPGA devices typically have multiple power rails to provide power to the different blocks within the IC. Accurate voltage level and timing requirements are common and must be met to provide proper operation of these devices. By utilizing TPS389C03-Q1 along with a multichannel voltage sequencer, the power up and power down sequencing requirements as well as the core voltage requirements of the target SOC or FPGA device can be met. This design focuses on meeting the timing requirements for an SOC by using the TPS389C03-Q1.



#### 9.2 Typical Application

#### 9.2.1 Automotive Multichannel Sequencer and Monitor

A typical application for the TPS389C03-Q1 is shown in Figure 9-1. TPS389C03-Q1 is used to provide the proper voltage monitoring for the target SOC device. A mulitchannel voltage monitor TPS389C03-Q1 is used to monitor the voltage rails as these rails power up and power down to ensure that the correct sequence occurs in both occasions. A safety microcontroller is also used to provide ACT, NIRQ, and I<sup>2</sup>C commands to the TPS389C03-Q1 and sequencer. The ACT signal from the safety microcontroller determines when the TPS389C03-Q1enters into ACTIVE or SHDN states while the NIRQ pin of the TPS389C03-Q1 acts as an interrupt pin that is set when a fault has occurred. The host microcontroller can clear the fault by writing 1 to the affected register. The power rails for the safety microcontroller are not shown in Figure 9-1 for simplicity.







#### 9.2.2 Design Requirements

- Three different voltage rails supplied by DC/DC converters need to be properly monitored in this design.
- All detected failures in sequencing are reported via an external hardware interrupt signal.
- All detected failures are logged in internal registers and be accessible to an external processor via I<sup>2</sup>C.

#### 9.2.3 Detailed Design Procedure

- TPS389C03-Q1 device option comes preprogrammed with default values for over voltage, under voltage.
- NIRQ pin requires a pull up resistor in the range of  $1k\Omega$  to  $100k\Omega$ .
- NRST pin requires a pull up resistor in the range of  $1k\Omega$  to  $100k\Omega$ .
- WDO pin requires a pull up resistor in the range of  $1k\Omega$  to  $100k\Omega$ .
- SDA and SCL lines require pull up resistors in the range of 10kΩ.
- The safety microcontroller is used to clear fault interrupts reported through the NIRQ interrupt pin and the INT\_SCR1 and INT\_SCR2 registers. The interrupt flags can only be cleared by the host micrcontroller with a write-1-to-clear operation; interrupt flags are not automatically cleared if the fault condition is no longer present.



### 9.2.4 Application Curves



Figure 9-2. NIRQ Triggered After an Overvoltage Fault



Tek Stop 00 -1.080 s 720.0mV е 6 -1.080 s 720.0mV ∆0.000 s 40.000 V NIRQ MON 1.00kS/s 10k points 0.00 V 200mV 1.00 s 1

Figure 9-3. NIRQ Triggered After an Undervoltage Fault





Figure 9-4. NIRQ Not Triggered on Overvoltage Fault with 51.2 us OV Debounce Filter





Figure 9-5. NIRQ Triggered on Undervoltage Fault with 12.8 us UV Debounce Filter





Figure 9-6. NIRQ Not Triggered on Undervoltage Fault with 25 us UV Debounce Filter



TPS389C03-Q1 SNVSCC2G – NOVEMBER 2022 – REVISED JANUARY 2025



Figure 9-7. NIRQ Triggered on Overvoltage Fault with 25 us OV Debounce Filter





Figure 9-8. NIRQ Propogation Delay Resulting from Overvoltage Fault





Figure 9-9. NIRQ Propogation Delay Resulting from Undervoltage Fault



1.00ms ∎→▼0.000000 s 1.00MS/s 10k points 1.10 V

٦

Figure 9-10. 1kHz Low Pass Filter Setting. NIRQ Triggered at 1.8kHz Signal with a 0.8V DC Component and 200mVp-p AC Signal. OV and UV Thresholds Set to 0.9V and 0.7V. Reduced the Frequency From 2kHz Until the NIRQ Pin Went Low.

200mV

1.00 V





Figure 9-11. 250Hz Low Pass Filter setting. NIRQ Triggered at 455Hz Signal With a 0.8V DC Component and 200mVp-p AC Signal. OV and UV Thresholds Set to 0.9V and 0.7V. Reduced the Frequency From 500Hz Until the NIRQ Pin Went Low.





#### Figure 9-12. 500Hz Low Pass Filter Setting. NIRQ Triggered at 0.9kHz Signal With a 0.8V DC Component and 200mVp-p AC Signal. OV and UV Thresholds Set to 0.9V and 0.7V. Reduced the Frequency From 1kHz Until the NIRQ Pin Went Low.

### 9.3 Power Supply Recommendations

#### 9.3.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 2.6V to 5.5V. This device has a 6V absolute maximum rating on the VDD pin. Good analog practice is to place a  $0.1\mu$ F to  $1\mu$ F capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions must be taken. See SNVA849 for more information.

### 9.4 Layout

### 9.4.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long traces of voltage to the MON pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.



- If differential voltage sensing is required for MON2 and/or MON3 and/or MON4 route RS\_2,3,4 pin to the
  point of measurement. If RS\_2,3,4 are not routed to the point of measurement, then route RS\_2,3,4 to the
  GND pin of the device.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.
- For logic pins such as WD\_EN and ESM, make sure the correct pull-up/down voltage is applied as per device logic levels for the associated functionality.
- For open-drain outputs like WDO, NIRQ, and NRST, select a pull-up resistor value such that the absolute maximum ratings of the device are not violated.

#### 9.4.2 Layout Example



Figure 9-13. Recommended Layout



# **10 Device and Documentation Support**

#### **10.1 Device Nomenclature**

Table 10-1 shows how to decode the function of the device based on the part number.

#### Table 10-1. Device Thresholds

| ORDERING CODE      | Description                   |
|--------------------|-------------------------------|
| TPS389C0300CRTERQ1 | 3 Monitors, Q&A Watchdog, ESM |

# Table 10-2. TPS389C0300CRTERQ1 OTP Configuration

| ADDR   | DATA | Configuration Description   |
|--------|------|---|
| 0x00   | 0x28 | DEVICE_MODEL[7:3] and VENDOR_ID[2:0]  |
| 0x01   | 0x43 | SILICON_REV[7:6] and OTP_REV[5:0]   |
| 0x02   | 0xF1 | Channels disabled. MON2, 3, 4 enabled.  |
| 0x11   | 0x0C | WDO_DLY not applicable for latched WDO configuration  |
| 0x12   | 0x03 | BIST at POR   |
| 0x13   | 0x06 | Enable UVHF Mon2,3  |
| 0x14   | 0x06 | Enable UVLF Mon2,3  |
| 0x15   | 0x06 | Enable OVHF Mon2,3  |
| 0x16   | 0x06 | Enable OVLF Mon2,3  |
| 0x1B   | 0x04 | Thermal Shut Down Interrupt Enable  |
| 0x1C   | 0x01 | Bist Fail Interrupt   |
| 0x1D   | 0x25 | NRST MISMATCH, WDT $\rightarrow$ NIRQ, WDT $\rightarrow$ NRST, ESM $\rightarrow$ WDO not Mapped, ESM $\rightarrow$ NIRQ not Mapped, ESM $\rightarrow$ NRST not Mapped |
| 0x1E   | 0x06 | Enable Mon2,3   |
| 0x1F   | 0x06 | Mon2,3 x4 Scaling   |
| 0x30   | 0xBC | 4.56V UVHF Threshold Mon2   |
| 0x31   | 0xE8 | 5.44V OVHF Threshold Mon2   |
| 0x32   | 0xBC | 4.56V UVLF Threshold Mon2   |
| 0x33   | 0xE8 | 5.44V OVLF Threshold Mon2   |
| 0x34   | 0xAA | 102.4µs De-Bounce   |
| 0x35   | 0x1C | O VHF $\rightarrow$ NRST, UVHF $\rightarrow$ NRST, 1kHz LF Cutoff   |
| 0x40   | 0x6F | 3.02V UVHF Threshold Mon3   |
| 0x41   | 0x8C | 3.6V OVHF Threshold Mon3  |
| 0x42   | 0x6F | 3.02V UVLF Threshold Mon3   |
| 0x43   | 0x8C | 3.6V OVLF Threshold Mon3  |
| 0x44   | 0xAA | 102.4µs De-bounce   |
| 0x45   | 0x1C | O VHF $\rightarrow$ NRST, UVHF $\rightarrow$ NRST, 1kHz LF Cutoff   |
| 0X9E   | 0x01 | ESM Threshold = 2ms   |
| 0X9F   | 0x59 | Reset Delay 1ms, WD EN  |
| 0xA1   | 0x06 | AMSK ON MON2,3  |
| 0xA2   | 0x06 | AMSK OFF MON2,3   |
| 0xA5,6 | 0x00 | SEQ Timeout = 1ms   |
| 0xA8   | 0x06 | SEQ UP Mon2,3 UVLF  |
| 0xA9   | 0x06 | SEQ DOWN Mon2,3 UVLF  |



### Table 10-2. TPS389C0300CRTERQ1 OTP Configuration (continued)

| ADDR | DATA | Configuration Description            |  |  |  |  |  |
|------|------|--------------------------------------|--|--|--|--|--|
| 0xAA | 0x27 | WD Violation Count = 2, WD Delay = 7 |  |  |  |  |  |
| 0xAB | 0x1D | WD Close = 30ms                      |  |  |  |  |  |
| 0xAC | 0x1D | WD Open = 30ms                       |  |  |  |  |  |
| 0xFA | 0x00 | 3.3V I2C interface                   |  |  |  |  |  |



### **10.2 Documentation Support**

### **10.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision F (June 2024) to Revision G (January 2025) | Page            |
|---|---|-----------------|
| • | Modified state diagram to reflect timing for OTP load and BIST  | 44              |
| • | PROT1 and PROT2 registers bit 4 changed to reserved             | <mark>46</mark> |

| С | hanges from Revision E (February 2024) to Revision F (June 2024)  | Page |
|---|---|------|
| • | Updated WDO delays typ  | 9    |
| • | Removed T <sub>HD:DAT</sub> max limits to confirm to I <sup>2</sup> C standards                                   | 9    |
| • | Modify Register Protection Feature Descriptionto remove WRKS prot groups since they are not applicate the device. |      |
| • | Clarification of BIST ESM and Watchdog coverage   |      |

| С | hanges from Revision D (October 2023) to Revision E (February 2024)   | Page |
|---|---|------|
| • | Addition of device summary tables Table 4-1, Table 4-2, and Table 4-3 | 3    |
| • | Specify device behavior when fault reporting output is un-mapped      |      |
| • | Specificy device behavior when fault reporting output is un-mapped    | 19   |
| • | Additional clarification regarding the operation of PEC               |      |
| • | Clarify watchdog window delay accuracy                                |      |



| • | Clarification of WDO signal timing                               | 28 |
|---|--|----|
|   | Specify device behavior when fault reporting output is un-mapped |    |
|   | Clarification of WDO signal timing                               |    |
|   | Clarification of WDO timing                                      |    |
|   | Clarification of mapped error reporting                          |    |
|   | Claimeador of mapped or of operang.                              |    |

| Cł | nanges from Revision C (May 2023) to Revision D (October 2023) | Page |
|----|--|------|
| •  | Production Data Release  | 1    |

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OUTLINE

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





# **EXAMPLE BOARD LAYOUT**

# RTE0016K

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





# **EXAMPLE STENCIL DESIGN**

# **RTE0016K**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS389C0300CRTERQ1 | ACTIVE        | WQFN         | RTE                | 16   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | C030Q                   | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |      |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | •    | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TPS389C0300CRTERQ1          | WQFN | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Oct-2024



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS389C0300CRTERQ1 | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |

# **RTE 16**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated