

TPS3710-Q1

SBVS341 - JULY 2017

## **TPS3710-Q1 Wide VIN Voltage Detector**

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- Wide Supply Voltage Range: 1.8 V to 18 V
- Adjustable Threshold: Down to 400 mV
- High Threshold Accuracy:
  - 1.0% Over Temperature
  - 0.25% (Typical)
- Low Quiescent Current: 5.5 µA (Typical)
- Open-Drain Output
- Internal Hysteresis: 5.5 mV (Typical)
- Temperature Range: -40°C to +125°C
- Packages:
  - 1.5-mm × 1.5-mm WSON-6

## **Applications**

- **Automotive Systems**
- **Embedded Computing Modules**
- DSP, Microcontroller, or Microprocessor **Applications**
- Notebook and Desktop Computers
- Portable- and Battery-Powered Products
- FPGA and ASIC Applications

## 3 Description

TPS3710-Q1 wide-supply voltage detector operates over a 1.8-V to 18-V range. The device has a high-accuracy comparator with an internal 400-mV reference and an open-drain output rated to 18 V for precision voltage detection. The monitored voltage can be set with the use of external resistors.

The OUT pin is driven low when the voltage at the SENSE pin drops below (V<sub>IT</sub>), and goes high when the voltage returns above the respective threshold (V<sub>IT+</sub>). The comparator in the TPS3710-Q1 includes built-in hysteresis for filtering to reject brief glitches, thereby ensuring stable output operation without false triggering.


The TPS3710-Q1 is available in a 1.5-mm × 1.5-mm 6-pin WSON package, and is specified over the junction temperature range of -40°C to +125°C.

#### Device Information (1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS3710-Q1	WSON (6)	1.50 mm × 1.50 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

## Simplified Schematic



#### Rising Input Threshold Voltage (VIT+) vs **Temperature**





## **Table of Contents**

1	Features 1		7.4 Device Functional Modes	. 10
2	Applications 1	8	Application and Implementation	. 11
3	Description 1		8.1 Application Information	. 11
4	Revision History2		8.2 Typical Application	. 13
5	Pin Configuration and Functions		8.3 Do's and Don'ts	. 14
6	Specifications4	9	Power-Supply Recommendations	. 15
٠	6.1 Absolute Maximum Ratings	10	Layout	15
	6.2 ESD Ratings		10.1 Layout Guidelines	. 15
	6.3 Recommended Operating Conditions		10.2 Layout Example	. 15
	6.4 Thermal Information	11	Device and Documentation Support	16
	6.5 Electrical Characteristics 5		11.1 Device Support	. 16
	6.6 Timing Requirements		11.2 Documentation Support	. 16
	6.7 Switching Characteristics		11.3 Receiving Notification of Documentation Updates	s 16
	6.8 Typical Characteristics		11.4 Community Resources	. 16
7	Detailed Description9		11.5 Trademarks	. 16
	7.1 Overview		11.6 Electrostatic Discharge Caution	. 16
	7.2 Functional Block Diagram9		11.7 Glossary	. 16
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	16

## 4 Revision History

DATE	REVISION	NOTES
July 2017	*	Initial release


Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com

## **5 Pin Configuration and Functions**



## **Pin Functions**

P	IN	1/0	DESCRIPTION
NAME	DSE	1/0	DESCRIPTION
GND	1, 3, 5	_	Connect all three pins to ground.
OUT	6	0	SENSE comparator open-drain output. OUT is driven low when the voltage at this comparator is below ( $V_{\rm IT}$ .). The output goes high when the sense voltage returns above the respective threshold ( $V_{\rm IT+}$ ).
SENSE	4	1	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage ( $V_{IT}$ .), OUT is driven low.
VDD	2	I	Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. Good analog design practice is to place a 0.1-µF ceramic capacitor close to this pin.

Product Folder Links: *TPS3710-Q1* 



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VDD	-0.3	20	
Voltage <sup>(2)</sup>	OUT	-0.3	20	V
	SENSE	-0.3	7	
Current	OUT (output sink current)		40	mA
Tomporoturo	Operating junction, T <sub>J</sub>	-40	125	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Flactrootatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

	<u> </u>	<u> </u>			
			MIN	NOM MAX	UNIT
$V_{DD}$	Supply voltage		1.8	18	V
VI	Input voltage	SENSE	0	6.5	V
Vo	Output voltage	OUT	0	18	V

### 6.4 Thermal Information

		TPS3710-Q1	
	THERMAL METRIC (1)	DSE (WSON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	194.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	128.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	153.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	157.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS3710-Q1

<sup>2)</sup> All voltages are with respect to network ground pin.



www.ti.com SBVS341 - JULY 2017

## 6.5 Electrical Characteristics

Over the operating temperature range of  $T_J = -40^{\circ}C$  to +125°C, and 1.8 V <  $V_{DD}$  < 18 V (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}C$  and  $V_{DD} = 5$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(POR)</sub>	Power-on reset voltage (1)	V <sub>OL</sub> max = 0.2 V, output sink current = 15 μA			0.8	V
V	Decitive gains input threehold valtage	V <sub>DD</sub> = 1.8 V	396	400	404	mV
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>DD</sub> = 18 V	396	400	404	mv
	No matical matical district the matical district and	V <sub>DD</sub> = 1.8 V	387	394.5	400	\/
$V_{IT-}$	Negative-going input threshold voltage	V <sub>DD</sub> = 18 V	387	394.5	400	mV
V <sub>hys</sub>	Hysteresis voltage (hys = $V_{IT+} - V_{IT-}$ )			5.5	12	mV
I <sub>(SENSE)</sub>	Input current (at the SENSE pin)	V <sub>DD</sub> = 1.8 V and 18 V, V <sub>I</sub> = 6.5 V	-25	1	25	nA
	Low-level output voltage	V <sub>DD</sub> = 1.3 V, output sink current = 0.4 mA			250	mV
V <sub>OL</sub>		V <sub>DD</sub> = 1.8 V, output sink current = 3 mA			250	
		V <sub>DD</sub> = 5 V, output sink current = 5 mA			250	
	On a drain subsubball and a sussession	$V_{DD}$ = 1.8 V and 18 V, $V_{O}$ = $V_{DD}$			300	^
I <sub>lkg(OD)</sub>	Open-drain output leakage-current	V <sub>DD</sub> = 1.8 V, V <sub>O</sub> = 18 V			300	nA
		V <sub>DD</sub> = 1.8 V, no load		5.5	11	
	Complex compant	V <sub>DD</sub> = 5 V		6	13	μΑ
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 12 V		6	13	
		V <sub>DD</sub> = 18 V		7	13	
UVLO	Undervoltage lockout (2)	V <sub>DD</sub> falling	1.3		1.7	V

The lowest supply voltage ( $V_{DD}$ ) at which output is active;  $t_{r(VDD)} > 15 \mu s/V$ . Below  $V_{(POR)}$ , the output cannot be determined. When  $V_{DD}$  falls below UVLO, OUT is driven low. The output cannot be determined below  $V_{(POR)}$ .

# TEXAS INSTRUMENTS

## 6.6 Timing Requirements

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	TINU
t <sub>pd(HL)</sub>	High-to-low propagation delay (1)	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>P</sub> = 10 k $\Omega$ , V <sub>OH</sub> = 0.9 x V <sub>DD</sub> , V <sub>OL</sub> = 400 mV, see Figure 1		18		μs
t <sub>pd(LH)</sub>	Low-to-high propagation delay (1)	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>P</sub> = 10 k $\Omega$ , V <sub>OH</sub> = 0.9 x V <sub>DD</sub> , V <sub>OL</sub> = 400 mV, see Figure 1		29		μs
t <sub>d(start)</sub>	Start-up delay (2)			150		μs

- (1) High-to-low and low-to-high refers to the transition at the input pin (SENSE).
- (2) During power on, V<sub>DD</sub> must exceed 1.8 V for at least 150 µs before the output is in a correct state.

## 6.7 Switching Characteristics

over operating temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Output rise time	$V_{DD}$ = 5 V, 10-mV input overdrive, $R_P$ = 10 k $\Omega$ , $V_O$ = (0.1 to 0.9) × $V_{DD}$		2.2		μs
t <sub>f</sub>	Output fall time	$V_{DD}$ = 5 V, 10-mV input overdrive, $R_P$ = 10 k $\Omega$ , $V_O$ = (0.1 to 0.9) × $V_{DD}$		0.22		μs





Figure 1. Timing Diagram



www.ti.com


6.8 Typical Characteristics


at  $T_J = 25$ °C and  $V_{DD} = 5$  V (unless otherwise noted)



# TEXAS INSTRUMENTS


## **Typical Characteristics (continued)**





2000 VDD = 1.8 V 1800 VDD = 5 V(m) **VDD** = 18 V 1600 Low-Level Output Voltage 1400 1200 1000 800 600 400 200 0 16 20 24 36 40 Output Sink Current (mA)

Figure 9. Output Voltage Low (V<sub>OL</sub>) vs Output Sink Current (-40°C)







Figure 10. Output Voltage Low (V<sub>OL</sub>) vs Output Sink Current (0°C)

Figure 11. Output Voltage Low (V<sub>OL</sub>) vs Output Sink Current (25°C)






Figure 12. Output Voltage Low (V<sub>OL</sub>) vs Output Sink Current (85°C)

Figure 13. Output Voltage Low (V<sub>OL</sub>) vs Output Sink Current (125°C)



## 7 Detailed Description

### 7.1 Overview

www.ti.com


The TPS3710-Q1 provides precision voltage detection. The TPS3710-Q1 is a wide-supply voltage range (1.8 V to 18 V) device with a high-accuracy rising input threshold of 400 mV (1% over temperature) and built-in hysteresis. The output is also rated to 18 V, and can sink up to 40 mA.

The TPS3710-Q1 asserts the output signal, as shown in Table 1. To monitor any voltage above 0.4 V, set the input using an external resistor divider network. Broad voltage thresholds are supported that enable the device for use in a wide array of applications.

Table 1. TPS3710-Q1 Truth Table

CONDITION	OUTPUT	STATUS
SENSE > V <sub>IT+</sub>	OUT high	Output not asserted
SENSE < V <sub>IT</sub> _	OUT low	Output asserted

## 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

# NSTRUMENTS

#### 7.3 Feature Description

#### 7.3.1 Input (SENSE)

The TPS3710-Q1 comparator has two inputs: one external input, and one input connected to the internal reference. The comparator rising threshold is trimmed to be equal to the reference voltage (400 mV). The comparator also has a built-in falling hysteresis that makes the device less sensitive to supply-rail noise and provides stable operation.

The comparator input (SENSE) is able to swing from ground to 6.5 V, regardless of the device supply voltage. Although not required in most cases, in order to reduce sensitivity to transients and layout parasitics for extremely noisy applications, place a 1-nF to 10-nF bypass capacitor at the comparator input.

OUT is driven to logic low when the input SENSE voltage drops below (V<sub>IT.</sub>). When the voltage exceeds V<sub>IT.</sub>, the output (OUT) goes to a high-impedance state; see Figure 1.

#### **7.3.2 Output (OUT)**

In a typical TPS3710-Q1 application, the output is connected to a reset or enable input of the processor (such as a digital signal processor [DSP], central processing unit [CPU], field-programmable gate array [FPGA], or application-specific integrated circuit [ASIC]) or the output is connected to the enable input of a voltage regulator (such as a dc-dc converter or low-dropout regulator [LDO]).

The TPS3710-Q1device provides an open-drain output (OUT). Use a pullup resistor to hold this line high when the output goes to high impedance (not asserted). To connect the output to another device at the correct interface-voltage level, connect a pullup resistor to the proper voltage rail. The TPS3710-Q1 output can be pulled up to 18 V, independent of the device supply voltage.

Table 1 and the Input (SENSE) section describe how the output is asserted or deasserted. See Figure 1 for a timing diagram that describes the relationship between threshold voltage and the respective output.

#### 7.3.3 Immunity to Input-Pin Voltage Transients

The TPS3710-Q1i s relatively immune to short voltage transient spikes on the sense pin. Sensitivity to transients depends on both transient duration and amplitude; see Figure 7, Minimum Pulse Width vs Threshold Overdrive Voltage.

### 7.4 Device Functional Modes

## 7.4.1 Normal Operation $(V_{DD} > UVLO)$

When the voltage on V<sub>DD</sub> is greater than 1.8 V for at least 150 µs, the OUT signal correspond to the voltage on SENSE as listed in Table 1.

#### 7.4.2 Undervoltage Lockout $(V_{(POR)} < V_{DD} < UVLO)$

When the voltage on V<sub>DD</sub> is less than the device UVLO voltage, and greater than the power-on reset voltage,  $V_{(POR)}$ , the OUT signal is asserted regardless of the voltage on SENSE.

#### 7.4.3 Power-On Reset $(V_{DD} < V_{(POR)})$

When the voltage on  $V_{DD}$  is lower than the required voltage to internally pull the asserted output to GND ( $V_{(POR)}$ ), SENSE is in a high-impedance state.



## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS3710-Q1 device is a wide-supply voltage comparator that operates over a  $V_{DD}$  range of 1.8 V to 18 V. The device has a high-accuracy comparator with an internal 400-mV reference and an open-drain output rated to 18 V for precision voltage detection. The device can be used as a voltage monitor. The monitored voltage are set with the use of external resistors.

## 8.1.1 V<sub>PULLUP</sub> to a Voltage Other Than V<sub>DD</sub>

The output is often tied to  $V_{DD}$  through a resistor. However, some applications may require the output to be pulled up to a higher or lower voltage than  $V_{DD}$  to correctly interface with the reset and enable pins of other devices.




Figure 14. Interfacing to a Voltage Other Than V<sub>DD</sub>

## TEXAS INSTRUMENTS

## **Application Information (continued)**

## 8.1.2 Monitoring V<sub>DD</sub>

Many applications monitor the same rail that is powering  $V_{DD}$ . In these applications the resistor divider is simply connected to the  $V_{DD}$  rail.





Figure 15. Monitoring the Same Voltage as V<sub>DD</sub>

## 8.1.3 Monitoring a Voltage Other Than V<sub>DD</sub>

Some applications monitor rails other than the one that is powering  $V_{DD}$ . In these types of applications the resistor divider used to set the desired threshold is connected to the rail that is being monitored.



NOTE: The input can monitor a voltage greater than maximum V<sub>DD</sub> with the use of an external resistor divider network.

Figure 16. Monitoring a Voltage Other Than V<sub>DD</sub>

#### 8.2 Typical Application

The TPS3710-Q1 device is a wide-supply voltage comparator that operates over a V<sub>DD</sub> range of 1.8 to 18 V. The monitored voltage is set with the use of external resistors, so the device can be used either as a precision voltage monitor.




Figure 17. Wide VIN Voltage Monitor

#### 8.2.1 Design Requirements

For this design example, use the values summarized in Table 2 as the input parameters.

**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT			
Monitored voltage	12-V nominal rail with maximum falling threshold of 10%	V <sub>MON(UV)</sub> = 10.99 V (8.33%)			

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Resistor Divider Selection

The resistor divider values and target threshold voltage can be calculated by using Equation 1 to determine  $V_{MON(UV)}$ .

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT-}$$
(1)

where

- R1 and R2 are the resistor values for the resistor divider on the SENSEx pins
- V<sub>MON(UV)</sub> is the target voltage at which an undervoltage condition is detected

Choose R<sub>TOTAL</sub> (= R1 + R2) so that the current through the divider is approximately 100 times higher than the input current at the SENSE pin. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report SLVA450, Optimizing Resistor Dividers at a Comparator Input, available for download from www.ti.com.

Copyright © 2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

#### 8.2.2.2 Pullup Resistor Selection

To ensure the proper voltage level, the pullup resistor value is selected by ensuring that the pullup voltage divided by the resistor does not exceed the sink-current capability of the device. This confirmation is calculated by verifying that the pullup voltage minus the output-leakage current  $(I_{lkg(OD)})$  multiplied by the resistor is greater than the desired logic-high voltage. These values are specified in the *Electrical Characteristics*.

Use Equation 2 to calculate the value of the pullup resistor.

$$\frac{\left(V_{HI} - V_{PU}\right)}{I_{lkg(OD)}} \ge R_{PU} \ge \frac{V_{PU}}{I_{O}} \tag{2}$$

### 8.2.2.3 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a 0.1- $\mu F$  low equivalent series resistance (ESR) capacitor across the VDD and GND pins. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source.

#### 8.2.2.4 Sense Capacitor

Although not required in most cases, for extremely noisy applications, place a 1-nF to 10-nF bypass capacitor from the comparator input (SENSE) to the GND pin for good analog design practice. This capacitor placement reduces device sensitivity to transients.

#### 8.2.3 Application Curve




Figure 18. Rising Input Threshold Voltage (V<sub>IT+</sub>) vs Temperature

#### 8.3 Do's and Don'ts

Do connect a 0.1-µF decoupling capacitor from V<sub>DD</sub> to GND for best system performance.

If the monitored rail is noisy, do connect a decoupling capacitor from the comparator input (sense) to GND.

Don't use resistors for the voltage divider that cause the current through them to be less than 100 times the input current of the comparator without also accounting for the effect to the accuracy.

Don't use a pullup resistor that is too small, because the larger current sunk by the output then exceeds the desired low-level output voltage  $(V_{OL})$ .



www.ti.com SBVS341 – JULY 2017

## 9 Power-Supply Recommendations

This device operates from an input voltage supply range between 1.8 V and 18 V.

## 10 Layout

## 10.1 Layout Guidelines

Placing a 0.1-µF capacitor close to the VDD pin to reduce the input impedance to the device is good analog design practice.

## 10.2 Layout Example




Figure 19. Layout Example

Copyright © 2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Device Nomenclature

**Table 3. Device Nomenclature** 

PRODUCT	DESCRIPTION			
TPS3710 <b>yyyz</b>	yyy is package designator z is package quantity			

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

Optimizing Resistor Dividers at a Comparator Input

## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS3710-Q1



## PACKAGE OPTION ADDENDUM

12-Aug-2017

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS3710QDSERQ1	ACTIVE	WSON	DSE	6	· · ·	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	5P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3710-Q1:



## **PACKAGE OPTION ADDENDUM**

12-Aug-2017

• Catalog: TPS3710

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2017


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3710QDSERQ1	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

www.ti.com 10-Aug-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3710QDSERQ1	WSON	DSE	6	3000	195.0	200.0	45.0



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated