

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator with Fixed Delay Time of 200 ms, No External Capacitor Needed

# typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307–18 and TMS470R1Vxxx.

- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V<sub>DD</sub> ≥ 1.1 V
- SO-8 Package
- Temperature Range . . . –40°C to 125°C





- Automotive applications using DSPs, Microcontrollers or Microprocessors
- Industrial Equipment
- Programmable Controls
- Automotive Systems

Figure 1. Applications Using the TPS3307-18

## description

The TPS3307-18 is a micropower supply voltage supervisor designed for circuit initialization primarily in automotive DSP and processor-based systems, which require more than one supply voltage.

The TPS3307-18 is designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj,. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS136A - NOVEMBER 2002 - REVISED APRIL 2008

## description (continued)

### SUPPLY VOLTAGE MONITORING

DE1/10E	NOMINA	L SUPERVISED	VOLTAGE	THRESHOLD VOLTAGE (TYP)			
DEVICE	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3	
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V <sup>†</sup>	

<sup>†</sup> The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on, RESET is asserted when the supply voltage V<sub>DD</sub> becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps RESET active as long as SENSEn remain below the threshold voltage V<sub>IT+</sub>.

An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{dtyp} = 200$  ms, starts after all SENSEn inputs have risen above the threshold voltage  $V_{IT+}$ . When the voltage at any SENSE input drops below the threshold voltage V<sub>IT</sub>-, the RESET output becomes active (low) again.

The TPS3307-18 incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-18 includes an active-high RESET output.

The device is available in a standard 8-pin SO package, and is characterized for operation over a temperature range of -40°C to 125°C.

### ORDERING INFORMATION<sup>†</sup>

TA	PACKA	GE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	Small Outline (D)	Tape and Reel	TPS3307-18QDRQ1	30718Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

### **FUNCTION/TRUTH TABLES**

MR	SENSE1>VIT1	SENSE2>V <sub>IT2</sub>	SENSE3>V <sub>IT3</sub>	RESET	RESET
L	X	X	X	L	Н
Н	0	0	0	L	Н
Н	0	0	1	L	Н
Н	0	1	0	L	Н
Н	0	1	1	L	Н
Н	1	0	0	L	Н
Н	1	0	1	L	Н
Н	1	1	0	L	Н
Н	1	1	1	Н	L


X = Don't care

PowerPAD is a trademark of Texas Instruments Incorporated.




<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

# functional block diagram



# timing diagram



SGLS136A - NOVEMBER 2002 - REVISED APRIL 2008

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note1)	7 V
All other pins (see Note 1)	0.3 V to 7 V
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	–5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

# recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2	6	V
Input voltage at MR and SENSE3, VI	0	V <sub>DD</sub> +0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V <sub>DD</sub> +0.3)V <sub>IT</sub> /1.25V	V
High-level input voltage at MR, VIH	0.7xV <sub>DD</sub>		V
Low-level input voltage at MR, V <sub>IL</sub>		0.3×V <sub>DD</sub>	V
Input transition rise and fall rate at $\overline{MR}$ , $\Delta t/\Delta V$		50	ns/V
Operating free-air temperature range, TA	-40	125	°C



NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

# TPS3307-18-Q1 TRIPLE PROCESSOR SUPERVISORS

SGLS136A - NOVEMBER 2002 - REVISED APRIL 2008

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT		
			$V_{DD} = 2 V \text{ to } 6 V$ ,	I <sub>OH</sub> = -20 μA	V <sub>DD</sub> - 0.2V					
Vон	High-level output voltage		$V_{DD} = 3.3 V$ ,	$I_{OH} = -2 \text{ mA}$	V <sub>DD</sub> - 0.4V			V		
			$V_{DD} = 6 V$ ,	$I_{OH} = -3 \text{ mA}$	V <sub>DD</sub> - 0.4V					
			$V_{DD} = 2 V \text{ to } 6 V,$	$I_{OL} = 20 \mu A$			0.2			
VOL	Low-level output voltage		$V_{DD} = 3.3 \text{ V},$	I <sub>OL</sub> = 2 mA			0.4	V		
			V <sub>DD</sub> = 6 V,	IOL = 3 mA			0.4			
	Power-up reset voltage (see Note 2)	$V_{DD} \ge 1.1 \text{ V},$	I <sub>OL</sub> = 20 μA			0.4	V			
		VSENSE3			1.2	1.25	1.29	V		
VIT-	Negative-going input threshold voltage (see Note 3)	VSENSE2	$V_{DD} = 2 \text{ V to 6 V},$ $T_{A} = -40^{\circ}\text{C} \text{ to 125}$	50C	1.6	1.68	1.73	V		
	(see Note 3)	VSENSE1	$1A = -40^{\circ}C \cdot 10^{\circ}125$	2.8	2.93	3.02	V			
			V <sub>IT</sub> _ = 1.25 V		2	10	30			
V <sub>hys</sub>	Hysteresis at VSENSEn input		V <sub>IT</sub> _ = 1.68 V	2	15	40	mV			
′			V <sub>IT</sub> _ = 2.93 V	3	30	60				
		MR	$\overline{MR} = 0.7 \times V_{DD}$	V <sub>DD</sub> = 6 V		-130	-180			
		SENSE1	VSENSE1 = V <sub>DD</sub>	= 6 V		5	8			
lН	High-level input current	SENSE2	VSENSE2 = V <sub>DD</sub>	= 6 V		6	9	μА		
		SENSE3	VSENSE3 = V <sub>DD</sub>		-1		1			
		MR	$\overline{MR} = 0 \text{ V},$	V <sub>DD</sub> = 6 V		-430	-600			
IL	Low-level input current	SENSEn	VSENSE1,2,3 = 0	V	-1		1	μА		
I <sub>DD</sub>	Supply current	•					40	μΑ		
Ci	Input capacitance		$V_I = 0 V \text{ to } V_{DD}$			10		pF		



NOTES: 2. The lowest supply voltage at which RESET becomes active. t<sub>r</sub>, V<sub>DD</sub> ≥ 15 μs/V
 3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μF) should be placed close to the supply terminals.

# TPS3307-18-Q1 TRIPLE PROCESSOR SUPERVISORS

SGLS136A - NOVEMBER 2002 - REVISED APRIL 2008

# timing requirements at $\rm V_{DD}$ = 2 V to 6 V, $\rm R_{L}$ = 1 M $\Omega,\, C_{L}$ = 50 pF, $\rm T_{A}$ = 25°C

	PARAMET	ER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Dulas width	SENSEn	VSENSEnL = VIT0.2 V,	VSENSEnH = VIT+ +0.2 V	6	10		μs
I <sub>W</sub>	Pulse width	MR	$V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD}$	100	150	·	ns

# switching characteristics at V\_DD = 2 V to 6 V, R $_L$ = 1 M $\Omega,$ C $_L$ = 50 pF, T $_A$ = 25 $^{\circ}$ C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V},}{MR} \ge 0.7 \times V_{DD}$ , See timing diagram	140	200	280	ms
t <sub>PHL</sub>	Propagation (delay) time, high-to-low level output Propagation (delay) time,	MR to RESET MR to RESET MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V},$ $V_{IH} = 0.7 \times V_{DD},  V_{IL} = 0.3 \times V_{DD}$		200	600	ns
tPHL	Propagation (delay) time, high-to-low level output	MR to RESET  SENSEn to RESET	V <sub>IH</sub> = V <sub>IT+</sub> +0.2 V, V <sub>IL</sub> = V <sub>IT-</sub> -0.2 V,				
<sup>t</sup> PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET	$MR \ge 0.7 \times V_{DD}$		1	5	μs

## TYPICAL CHARACTERISTICS

# NORMALIZED SENSE THRESHOLD VOLTAGE





Figure 2

# IDD - Supply Current - μA



# **INPUT CURRENT**






Figure 4

# MINIMUM PULSE DURATION AT SENSE








Figure 5

## TYPICAL CHARACTERISTICS













11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS3307-18QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	30718Q	Samples
TPS3307-18QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	30718Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3307-18-Q1:

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

• Catalog: TPS3307-18

● Enhanced Product: TPS3307-18-EP

• Military: TPS3307-18M

### NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jul-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3307-18QDRG4Q1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3307-18QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jul-2019



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3307-18QDRG4Q1	SOIC	D	8	2500	350.0	350.0	43.0
TPS3307-18QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated