











TPS22967

SLVSC42A - AUGUST 2013-REVISED APRIL 2015

TPS22967 Single-Channel, Ultra-Low Resistance Load Switch

Features

- Integrated Single-Channel Load Switch
- Input Voltage Range: 0.8 V to 5.5 V
- Low RON Resistance
 - $R_{ON} = 22 \text{ m}\Omega \text{ at } V_{IN} = 5 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - R_{ON} = 22 m Ω at V_{IN} = 3.6 V (V_{BIAS} = 5 V)
 - $-R_{ON} = 22 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V } (V_{BIAS} = 5 \text{ V})$
- 4-A Maximum Continuous Switch Current
- Low Quiescent Current (50 µA)
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V, and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD)
- WSON 8-Pin Package With Thermal Pad

Applications

- Ultrabooks™
- Notebooks and Netbooks
- **Tablet PCs**
- Consumer Electronics
- Set-Top Boxes and Residental Gateways
- **Telecom Systems**
- Solid-State Drives (SSD)

3 Description

The TPS22967 device is a small, ultra-low RON, single-channel load switch with controlled turnon. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 4 A. The switch is controlled by an on/off input (ON), which can interface directly with low-voltage control signals. In the TPS22967, a 225-Ω pulldown resistor is added for quick output discharge when the switch

The TPS22967 is available in a small, space-saving 2-mm × 2-mm 8-pin WSON package (DSG) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22967	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic






Table of Conten	ts
-----------------	----

1	Features 1		8.1 Overview	14
2	Applications 1		8.2 Functional Block Diagram	14
3	Description 1		8.3 Feature Description	14
4	Typical Application Schematic		8.4 Device Functional Modes	15
5	Revision History2	9	Application and Implementation	10
6	Pin Configuration and Functions		9.1 Application Information	10
7	Specifications4		9.2 Typical Application	1
′	7.1 Absolute Maximum Ratings	10	Power Supply Recommendations	19
	7.1 Absolute Maximum Ratings	11	Layout	19
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	19
	7.4 Thermal Information		11.2 Layout Example	20
	7.5 Electrical Characteristics: V _{BIAS} = 5 V	12	Device and Documentation Support	20
	7.6 Electrical Characteristics: V _{BIAS} = 2.5 V		12.1 Trademarks	20
	7.7 Switching Characteristics		12.2 Electrostatic Discharge Caution	20
	7.8 Typical Characteristics		12.3 Glossary	20
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	20

5 Revision History

Changes from Original (August 2013) to Revision A


Page

Product Folder Links: TPS22967

Copyright © 2013–2015, Texas Instruments Incorporated



6 Pin Configuration and Functions



Pin Functions

PIN	ı	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
СТ	6	0	Switch slew rate control. Can be left floating. See <i>Application and Implementation</i> for more information.
GND	GND 5 – Device ground.		Device ground.
ON	3	I	Active high switch control input. Do not leave floating.
VBIAS 4		ı	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See Application Information section for more information.
VIN 1, 2		I	Switch input. Input capacitor recommended for minimizing V_{IN} dip. Recommended voltage range for this pin for optimal R_{ON} performance is 0.8 V to V_{BIAS} .
VOUT 7, 8		0	Switch output.
Thermal Pad		_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout Example</i> for layout guidelines.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT ⁽²⁾
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V_{BIAS}	Bias voltage	-0.3	6	V
V _{ON}	ON voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		4	Α
I _{PLS}	Maximum pulsed switch current, pulse <300 μs, 2% duty cycle		6	Α
T _A	Operating free-air temperature ⁽³⁾	-40	85	°C
T_{J}	Maximum junction temperature		125	°C
T _{LEAD}	Maximum lead temperature (10-s soldering time)		300	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{IN}	Input voltage		0.8	V _{BIAS}	V
V_{BIAS}	Bias voltage		2.5	5.5	V
V_{ON}	ON voltage		0	5.5	V
V_{OUT}	Output voltage			V _{IN}	ı V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	5 V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	5 V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF

(1) Refer to Application Information.

⁽³⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: TA_(max) = T_{J(max)} - (θ_{JA} × P_{D(max)}).

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		TPS22967	
	THERMAL METRIC ⁽¹⁾	DSG [WSON]	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.3	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	74.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	35.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	36	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	12.8	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics: V_{BIAS} = 5 V

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ (Full) and $V_{BIAS} = 5 \text{ V}$. Typical values are for $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP	MAX	UNIT
POWER SU	PPLIES AND CURRENTS						
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0,$ $V_{IN} = V_{ON} = V_{BIAS} = 5$	V	Full	50	75	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	Full		2	μΑ
			$V_{IN} = 5 V$		0.2	8	
ı	V _{IN} off-state supply current	$V_{ON} = GND,$	$V_{IN} = 3.3 \text{ V}$	Full	0.02	3	
I _{IN(VIN-OFF)}	V _{IN} on-state supply current	$V_{OUT} = 0 V$	$V_{IN} = 1.8 \ V$	Full	0.01	2	μΑ
			$V_{IN} = 0.8 \ V$		0.005	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μΑ
RESISTANC	E CHARACTERISTICS						
			\/ _ F \/	25°C	22	33	- - mΩ
			$V_{IN} = 5 V$	Full		35	
			V 22V	25°C	22	33	
			$V_{IN} = 3.3 \text{ V}$	Full		35	
			\/ 10\/	25°C	22	33	
D	ON state registeres	$I_{OUT} = -200 \text{ mA},$	$V_{IN} = 1.8 \text{ V}$	Full		35	
R _{ON}	ON-state resistance	$V_{BIAS} = 5 V$	V 45V	25°C	22	33	
			$V_{IN} = 1.5 \text{ V}$	Full		35	
				25°C	22	33	
			$V_{IN} = 1.2 \text{ V}$	Full		35	
			V 0.0 V	25°C	22	33	
			$V_{IN} = 0.8 \text{ V}$	Full		35	
R _{PD}	Output pulldown resistance	$V_{IN} = 5.0 \text{ V}, V_{ON} = 0 \text{V},$, I _{OUT} = 15 mA	Full	225	300	Ω



7.6 Electrical Characteristics: $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ (Full) and $\text{V}_{\text{BIAS}} = 2.5$ V. Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONI	DITIONS	TA	MIN TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS	,				•	
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0,$ $V_{IN} = V_{ON} = V_{BIAS} = 2.5$	5 V	Full	20	30	μA
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	Full		2	μΑ
			$V_{IN} = 2.5 V$		0.01	3	
	V off state supply surrent	$V_{ON} = GND,$	$V_{IN} = 1.8 \ V$	Full	0.01	2	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	$V_{IN} = 1.2 \ V$	Full	0.005	2	μA
			V _{IN} = 0.8 V		0.003	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μA
RESISTANC	E CHARACTERISTICS						
			V 25V	25°C	26	38	
			V _{IN} = 2.5 V	Full		40	
			V 19V	25°C	26	38	
			V _{IN} = 1.8 V	Full		40	
D	ON state resistance	$I_{OUT} = -200 \text{ mA},$	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C	25	38	0
R _{ON}	ON-state resistance	V _{BIAS} = 2.5 V	V _{IN} = 1.5 V	Full		40	mΩ
			.,	25°C	24	38	
			V _{IN} = 1.2 V	Full		40	
			.,	25°C	24	38	
			$V_{IN} = 0.8 \text{ V}$			40	
R _{PD}	Output pulldown resistance	V _{IN} = 2.5 V, V _{ON} = 0 V,	, I _{OUT} = 1 mA	Full	275	325	Ω


Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated




7.7 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{IN} = \	V _{ON} = V _{BIAS} = 5 V, T _A = 25	°C (UNLESS OTHERWISE NOTED)		
t _{ON}	Turnon time		1325	
t _{OFF}	Turnoff time		10	
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1625	μs
t_{F}	V _{OUT} fall time		3.5	
t_D	ON delay time		500	
$V_{IN} = 0$	0.8 V, $V_{ON} = V_{BIAS} = 5 V, T$	A = 25°C (UNLESS OTHERWISE NOTED)		·
t _{ON}	Turnon time		600	
t _{OFF}	Turnoff time		80	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	300	μs
t_{F}	V _{OUT} fall time		5.5	
t_D	ON delay time		460	
$V_{IN} = 2$	$2.5 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2$.5 V, T _A = 25°C (UNLESS OTHERWISE NOTED)		
t _{ON}	Turnon time		2200	
t _{OFF}	Turnoff time		9	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275	μs
t_{F}	V _{OUT} fall time		3.1	
t_D	ON delay time		1075	
$V_{IN} = 0$	0.8 V, $V_{ON} = 5$ V, $V_{BIAS} = 2$.5 V, T _A = 25°C (UNLESS OTHERWISE NOTED)		
t _{ON}	Turn-on time		1450	
t _{OFF}	Turn-off time		60	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	875	μs
t_{F}	V _{OUT} fall time		5.5	
t_D	ON delay time		1010	



TEST CIRCUIT




 t_{ON}/t_{OFF} WAVEFORMS

(A) Rise and fall times of the control signal is 100ns.

Figure 1. Test Circuit and Timing Waveforms



7.8 Typical Characteristics




Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2013–2015, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Submit Documentation Feedback




Typical Characteristics (continued)



TEXAS INSTRUMENTS

7.8.1 Typical AC Scope Captures at $T_A = 25^{\circ}C$, CT = 1 nF




Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated



Typical AC Scope Captures at $T_A = 25^{\circ}C$, CT = 1 nF (continued)






8 Detailed Description

8.1 Overview

The TPS22967 device is a single-channel, 4-A load switch in an 8-pin WSON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



8.3 Feature Description

This section describes the integrated features for the TPS22967.

8.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.



Feature Description (continued)

8.3.2 Adjustable Rise Time

A capacitor to GND on the CT pin sets the VOUT slew rate. The voltage on the CT pin can be as high as 12 V. Therefore, the minimum voltage rating for the CT capacitor must be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate is (Equation 1 accounts for 10% to 90% measurement on V_{OUT} and does NOT apply for CT = 0 pF. Use Table 1 to determine rise times for when CT = 0 pF):

$$SR = 0.39 \times CT + 13.4$$

where

- SR = slew rate (in µs/V).
- CT = the capacitance value on the CT pin (in pF).
- The units for the constant 13.4 is in $\mu s/V$. The units for the constant 0.39 are in $\mu s/(V \times pF)$. (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition, and the ON pin is asserted high.

Table 1. Rise Times On a Typical Device

CTx (pF)	RISE TIME (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω TYPICAL VALUES at 25°C, 25 V X7R 10% CERAMIC CAPACITOR							
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.8 V	
0	127	93	62	55	51	46	42	
220	475	314	188	162	141	125	103	
470	939	637	359	304	255	218	188	
1000	1869	1229	684	567	476	414	344	
2200	4020	2614	1469	1211	1024	876	681	
4700	8690	5746	3167	2703	2139	1877	1568	
10000	18360	12550	6849	5836	4782	4089	3449	

8.3.3 Quick Output Discharge

The TPS22967 includes a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225 Ω and prevents the output from floating while the switch is disabled.

8.4 Device Functional Modes

Table 2 describes the functional state of the load switch as determined by the ON pin.

Table 2. Functional Table

ON	VIN to VOUT	VOUT to GND			
L	Off	On			
Н	On	Off			



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section describes design considerations for the TPS22967 which can vary depending on the specific application.

9.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short circuit, a capacitor must be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current applications. When switching heavy loads, TI recommends having an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.1.2 Output Capacitor (Optional)

Because of the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during start-up; however, a 10-to-1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turnon due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see below).

9.1.3 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics:* $V_{BIAS} = 5 \ V$ table. See Figure 31 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Never exceed the maximum voltage rating for VIN and VBIAS.





Figure 31. R_{ON} vs V_{IN} ($V_{IN} > V_{BIAS}$)



Application Information (continued)

9.1.4 Safe Operating Area (SOA)

The SOA curves show the continuous current carrying capability of the device versus ambient temperature (T_A) to ensure reliable operation over 70,000 hours of device lifetime. The different curves represent the *percentage On time* over device lifetime and can be used as a reference to understand the current carrying capability of TPS22967 under different use cases. TI recommends maintaining continuous current at or below the SOA curves shown in Figure 32.



On time is the duration of time that the device is enabled (ON \geq V_{IH}) over 70,000 hour lifetime.

Figure 32. Safe Operating Area

9.2 Typical Application




Figure 33. Typical Application Schematic



Typical Application (continued)

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
V _{IN}	3.3 V			
V_{BIAS}	5 V			
C _L	22 μF			
Maximum Acceptable Inrush Current	400 mA			

9.2.2 Detailed Design Procedure

9.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 2:

Inrush Current = $C \times dV/dt$

where

- C = output capacitance.
- dV = output voltage.
- dt = rise time.

 (2)


The TPS22967 offers adjustable rise time for VOUT. This feature lets the user control the inrush current during turnon. The appropriate rise time can be calculated using the design requirements and the inrush current equation.

$$400 \text{ mA} = 22 \mu \text{ F} \times 3.3 \text{ V/dt}$$
 (3)

$$dt = 181.5 \,\mu s$$
 (4)

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5 µs. See *Application Curves* for an example of how the CT capacitor can be used to reduce inrush current.

9.2.3 Application Curves



Product Folder Links: TPS22967

Submit Documentation Feedback



10 Power Supply Recommendations

The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN range of 0.8 V to 5.5 V. The power supply must be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using an input capacitance of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

The requirements for larger input capacitance can be mitigated by adding additional capacitance to the CT pin. This additional capacitance causes the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.

11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5 as a guideline:

$$P_{\text{D(max)}} = \frac{T_{\text{J(max)}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where

- P_{D(max)} = maximum allowable power dissipation.
- T_{J(max)} = maximum allowable junction temperature (125°C for the TPS22967).
- T_A = ambient temperature of the device.
- Θ_{JA} = junction to air thermal impedance. See *Thermal Information*. This parameter is highly dependent upon board layout.

Figure 36 shows an example of a layout. Notice the thermal vias under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.

11.2 Layout Example




Figure 36. Layout Example

12 Device and Documentation Support

12.1 Trademarks

Ultrabooks is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

21-Feb-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22967DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZTU	Samples
TPS22967DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZTU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

21-Feb-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22967DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22967DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 31-Aug-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22967DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22967DSGT	WSON	DSG	8	250	210.0	185.0	35.0

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated