TPS2044 D PACKAGE (TOP VIEW)

1

4

SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

16 0C1

15 OUT1

14 OUT2

13 0C2

12 0C3 11 0UT3

10 OUT4

•	135-mΩ -Maximum (5-V Input) High-Side
	MOSFET Switch

- 500 mA Continuous Current per Channel
- Short-Circuit and Thermal Protection With Overcurrent Logic Output
- Operating Range . . . 2.7-V to 5.5-V
- Logic-Level Enable Input
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- 20-μA-Maximum Standby Supply Current
- Bidirectional Switch
- 16-pin SOIC Package
- Ambient Temperature Range, –40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection
- UL Listed File No. E169910

description

The TPS2044 and TPS2054 quad powerdistribution switches are intended for applications where heavy capacitive loads and short circuits

	EN4 [8	9] OC4	
_	D PA	S2054 CKAGE ? VIEW)	
C	GND1		
	IN1 2	15 OUT1	
	EN1 🛛 3	14 🛛 OUT2	
	EN2 🚺 4	13 0C2	
	GND2 [5	12 0C3	
	IN2 [6	11 🛛 OUT3	
er-	EN3 [7	10 🛛 OUT4	
าร	EN4 [8	9] <u>OC4</u>	
its			
nd the TPS2054 inco	rporate in sin	gle packages fou	ir 13

GND1

IN1 2

Пз

EN1

EN2

GND2 5

IN2 6

EN3 7

are likely to be encountered. The TPS2044 and the TPS2054 incorporate in single packages four 135-m Ω N-channel MOSFET high-side power switches for power-distribution systems that require multiple power switches. Each switch is controlled by a logic enable that is compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump that controls the power-switch rise times and fall times to minimize current surges during switching. The charge pump, requiring no external components, allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS2044 and TPS2054 limit the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

The TPS2044 and TPS2054 are designed to limit at 0.9-A load. These power-distribution switches are available in 16-pin small-outline integrated-circuit (SOIC) packages and operate over an ambient temperature range of -40° C to 85° C.

		RECOMMENDED MAXIMUM CONTINUOUS	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES
TA	ENABLE	LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SOIC (D) [†]
–40°C to 85°C	Active low	0.5	0.9	TPS2044D
–40°C to 85°C	Active high	0.5	0.9	TPS2054D

AVAILABLE OPTIONS

[†] The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2044DR)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 1999, Texas Instruments Incorporated

SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

TPS2044 functional block diagram





SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

Terminal Functions

	TERMINAL	_					
NAME	N	0.	1/0	DESCRIPTION			
INAME	TPS2044	TPS2054					
EN1	3	-	I	Enable input. logic low turns on power switch, IN1-OUT1.			
EN2	4	-	Ι	Enable input. Logic low turns on power switch, IN1-OUT2.			
EN3	7	-	I	Enable input. Logic low turns on power switch, IN2-OUT3.			
EN4	8	-	I	Enable input. Logic low turns on power switch, IN2-OUT4.			
EN1	-	3	I	Enable input. Logic high turns on power switch, IN1-OUT1.			
EN2	-	4	I	Enable input. Logic high turns on power switch, IN1-OUT2.			
EN3	-	7	I	Enable input. Logic high turns on power switch, IN2-OUT3.			
EN4	-	8	Ι	Enable input. Logic high turns on power switch, IN2-OUT4.			
GND1	1	1		Ground.			
GND2	5	5		Ground.			
IN1	2	2	I	Input voltage.			
IN2	6	6	I	Input voltage.			
OC1	16	16	0	Overcurrent. Logic output active low, IN1-OUT1			
OC2	13	13	0	Overcurrent. Logic output active low, IN1-OUT2			
OC3	12	12	0	Overcurrent. Logic output active low, IN2-OUT3			
OC4	9	9	0	Overcurrent. Logic output active low, IN2-OUT4			
OUT1	15	15	0	Power-switch output, IN1-OUT1			
OUT2	14	14	0	Power-switch output, IN1-OUT2			
OUT3	11	11	0	Power-switch output, IN2-OUT3			
OUT4	10	10	0	Power-switch output, IN2-OUT4			



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

detailed description

power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m Ω (V_{I(INx)} = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUTx to INx and INx to OUTx when disabled. The power switch supplies a minimum of 500 mA per switch.

charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

enable (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 20 μ A when a logic high is present on ENx (TPS2044) or a logic low is present on ENx (TPS2054). A logic zero input on ENx or logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

overcurrent (OCx)

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

thermal sense

The TPS2044 and TPS2054 implement a dual-threshold thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140° C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The (\overline{OCx}) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{l} \mbox{Input voltage range, $V_{I(INx)}$ (see Note1) \dots	-0.3 V to V _{I(INx)} + 0.3 V -0.3 V to 6 V
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge (ESD) protection: Human body model MIL-STD-883C Machine model	

 [†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLEPACKAGE $T_A \le 25^{\circ}C$
POWER RATINGDERATING FACTOR
ABOVE $T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$
POWER RATING $T_A = 85^{\circ}C$
POWER RATINGD725 mW5.6 mW/°C464 mW377 mW

recommended operating conditions

	TPS2	2044	TPS2	UNIT	
	2.7 5.5 2.7 5.5 0 5.5 0 5.5 0 500 0 500	MAX	UNIT		
Input voltage, VI(INx)	2.7	5.5	2.7	5.5	V
Input voltage, VI(ENx) or VI(ENx)	0	5.5	0	5.5	V
Continuous output current, IO(OUTx)	0	500	0	500	mA
Operating virtual junction temperature, TJ	-40	125	-40	125	°C



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = Hi (unless otherwise noted)

power switch

				Т	PS2044		т	PS2054			
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		$V_{I(INx)} = 5 V,$ $I_{O} = 0.5 A$	TJ = 25°C,		80	95		80	95		
^r DS(on)	Static drain-source on-state resistance, 5-V operation	$V_{I(INx)} = 5 V,$ I _O = 0.5 A	TJ = 85°C,		90	120		90	120		
		$V_{I(INx)} = 5 V,$ I _O = 0.5 A	T _J = 125°C,		100	135		100	135	mΩ	
	Static drain-source on-state resistance, 3.3-V operation	$V_{I(INx)} = 3.3 V,$ I _O = 0.5 A	TJ = 25°C,		85	105		85	105		
		$V_{I(INx)} = 3.3 V,$ I _O = 0.5 A	TJ = 85°C,		100	135		100	135		
		$V_{I(INx)} = 3.3 V,$ I _O = 0.5 A	TJ = 125°C,		115	150		115	150		
	Disc time, output	$V_{I(INx)} = 5.5 V,$ $C_{L} = 1 \mu F,$			2.5			2.5		~~~~	
t _r	Rise time, output	$V_{I(INx)} = 2.7 V,$ $C_{L} = 1 \mu F,$	TJ = 25°C, RL = 10 Ω		3			3		ms	
4 .		$V_{I(INx)} = 5.5 V,$ $C_{L} = 1 \mu F,$	TJ = 25°C, RL = 10 Ω		4.4			4.4			
tf	Fall time, output	$V_{I(INx)} = 2.7 V,$ $C_{L} = 1 \mu F,$			2.5			2.5		ms	

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

enable input ENx or ENx

	PARAMETER		TEST CONDITIONS	TPS2044			٦	UNIT		
	FARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIH	High-level input voltag	е	$2.7 \text{ V} \le \text{V}_{I(INx)} \le 5.5 \text{ V}$	2			2			V
V			$4.5 \text{ V} \leq \text{V}_{I(INx)} \leq 5.5 \text{ V}$			0.8			0.8	V
VIL	Low-level input voltage		$2.7 \text{ V} \le \text{V}_{I(INx)} \le 4.5 \text{ V}$			0.4			0.4	
	loout ourroot	TPS2044	$V_{I}(\overline{ENx}) = 0 \ V \text{ or } V_{I}(\overline{ENx}) = V_{I}(IN)$	-0.5		0.5				
1	Input current	TPS2054	$V_{I(ENx)} = V_{I(INx)}$ or $V_{I(ENx)} = 0$ V				-0.5		0.5	μA
ton	Turnon time		$C_L = 100 \ \mu\text{F}, R_L = 10 \ \Omega$			20			20	ms
toff	Turnoff time		$C_L = 100 \ \mu\text{F}, R_L = 10 \ \Omega$			40			40	

current limit

	PARAMETER	TEST CONDITIONS [†]	TPS2044			TPS2054			UNIT
	PARAMETER	TEST CONDITIONS [†]		TYP	MAX	MIN	TYP	MAX	UNIT
IOS	Short-circuit output current	$V_{I(INx)}$ = 5 V, OUT connected to GND, Device enable into short circuit	0.7	0.9	1.1	0.7	0.9	1.1	A

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



SLVS174B – JULY 1998 – REVISED FEBRUARY 1999

electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = Hi (unless otherwise noted) (continued)

supply current

PARAMETER		TEST CO	NDITIONS		т	PS2044		т	PS2054		UNIT	
PARAMETER		1231 00	NDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Supply			TJ = 25°C	TPS2044		0.03	2					
current,	No Load on OUTx	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$	11-32044			20				μA	
low-level		on OUTx V	V _{I(ENx)} = 0 V	TJ = 25°C	TPS2054					0.03	2	μΑ
output			VI(ENx) = 0 V	$-40^\circ C \leq T_J \leq 125^\circ C$	11-32034						20	
Supply	No Load on OUTx $V_{I}(\overline{ENx}) = 0 V$ $V_{I}(ENx) = V_{I}(INx)$			T _J = 25°C	TPS2044		160	200				
current,		No Load	$-40^\circ C \leq T_J \leq 125^\circ C$	11-32044		200					μA	
high-level		on OUTx		TJ = 25°C	TPS2054					160	200	μΑ
output		$v_{I}(ENx) = v_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$	1952054					200			
Leakage	OUTx connected	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$	TPS2044		200					μA	
current	to ground	$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$	TPS2054					200		μΛ	
Reverse	IN = high	$V_{I}(\overline{EN}) = 0 V$	ГJ = 25°С ТРЅ2044		0.3							
leakage current	impedance	V _{I(EN)} = Hi	1 - 25 0	TPS2054					0.3		μΑ	

undervoltage lockout

PARAMETER	TEST CONDITIONS	Т	PS2044		т	UNIT		
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	
Low-level input voltage		2		2.5	2		2.5	V
Hysteresis	TJ = 25°C		100			100		mV


overcurrent $\overline{\text{OCx}}$

PARAMETER	TEST CONDITIONS	Т	PS2044		Т	UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Sink current [†]	V _O = 5 V			10			10	mA
Output low voltage	$I_O = 5 \text{ mA}, V_{OL}(OCx)$			0.5			0.5	V
Off-state current [†]	$V_{O} = 5 V$, $V_{O} = 3.3 V$			1			1	μΑ

[†] Specified by design, not production tested.



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999



PARAMETER MEASUREMENT INFORMATION



t – Time – ms

V_{I(IN)} = 5 V T_A = 25°C

CL = 0.1 μF



t – Time – ms

3000

4000

5000

2000

V_{I(IN)} = 5 V T_A = 25°C

 $C_L = 0.1 \ \mu F$

1000

V_{O(OUT)}

(2 V/div)

0




VO(OUT)

(2 V/div)

0 1


2 3 4 5 6 7 8 9 10

SLVS174B - JULY 1998 - REVISED FEBRUARY 1999



PARAMETER MEASUREMENT INFORMATION


SLVS174B - JULY 1998 - REVISED FEBRUARY 1999



PARAMETER MEASUREMENT INFORMATION



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999




TYPICAL CHARACTERISTICS




SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS






SLVS174B - JULY 1998 - REVISED FEBRUARY 1999



TYPICAL CHARACTERISTICS




SLVS174B - JULY 1998 - REVISED FEBRUARY 1999








SLVS174B - JULY 1998 - REVISED FEBRUARY 1999







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

APPLICATION INFORMATION

power-supply considerations

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

overcurrent

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(INx)}$ has been applied (see Figure 6). The TPS2044 and TPS2054 sense the short and immediately switch into a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7). The TPS2044 and TPS2054 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.



SLVS174B – JULY 1998 – REVISED FEBRUARY 1999

APPLICATION INFORMATION

OC response

The \overline{OC} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter of 500 μ s (see Figure 30) can be connected to the \overline{OC} pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.




Figure 30. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find $r_{DS(on)}$ at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 21. Next, calculate the power dissipation using:

$$P_D = r_{DS(on)} \times l^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 T_A = Ambient Temperature °C R_{0.JA} = Thermal resistance SOIC = 172°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

APPLICATION INFORMATION

thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS2044 and TPS2054 into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2044 and TPS2054 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The \overline{OC} open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

universal serial bus (USB) applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS2044 and TPS2054 can provide power-distribution solutions for many of these classes of devices.




SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

APPLICATION INFORMATION

host/self-powered and bus-powered hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 31). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs must have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.



[†] An RC filter may be needed, see Figure 36

Figure 31. Typical Four-Port USB Host/Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

APPLICATION INFORMATION

low-power bus-powered functions and high-power bus-powered functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA, and high-power functions must draw less than 100 mA at powerup and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 32).




Figure 32. High-Power Bus-Powered Function



SLVS174B – JULY 1998 – REVISED FEBRUARY 1999

APPLICATION INFORMATION

USB power-distribution requirements


USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS2044 and TPS2054 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-power hubs, as well as the input ports for bus-power functions (see Figure 33).



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999



APPLICATION INFORMATION

 $^{\dagger}\,\text{USB}$ rev 1.1 requires 120 μF per hub.

Figure 33. Hybrid Self/Bus-Powered Hub Implementation



SLVS174B - JULY 1998 - REVISED FEBRUARY 1999

APPLICATION INFORMATION

generic hot-plug applications (see Figure 34)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS2044 and TPS2054, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS2044 and TPS2054 also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature guarantees a soft start with a controlled rise time for every insertion of the card or module.




Figure 34. Typical Hot-Plug Implementation

By placing the TPS2044 and TPS2054 between the V_{CC} input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2044D	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2044	
TPS2044DR	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2044	
TPS2044DRG4	NRND	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2044	
TPS2054D	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2054	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

9-May-2019

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2044DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

15-Sep-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2044DR	SOIC	D	16	2500	333.2	345.9	28.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated