

## Features

- Input Voltage Range of DFN Package:
  - 1.4 V to 6.5 V
- Output Voltage Range of DFN Package:
  - Adjustable Output Voltage: 0.8 V to 5.2 V
- Input Voltage Range of QFN Package:
  - Without BIAS: 1.4 V to 6.5 V
  - With BIAS: 1.1 V to 6.5 V
- Output Voltage Range of QFN Package:
  - Adjustable Output Voltage: 0.8 V to 5.2 V
  - Fixed Output Voltage: 0.8 V to 3.95 V
- $\pm 1\%$  Output Accuracy over Line, Load Regulation, and Operating Temperature Range
- 2-A Maximum Output Current
- Dropout Voltage: 200 mV Maximum at 2 A
- PSRR:
  - 72 dB at 1 kHz
  - 60 dB at 1 MHz
- 3.3- $\mu\text{V}_{\text{RMS}}$  Output Voltage Noise
- Excellent Transient Response
- Enable and Adjustable Soft-Start Control
- Open-Drain Power-Good Output
- Stable with a 22- $\mu\text{F}$  or Greater Ceramic Capacitor
- Over-Current and Over-Temperature Protection
- Operating Temperature:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Package Options:
  - DFN2.5X2.5-10
  - QFN5X5-20

## Applications

- Communication: CPU, ASIC, FPGA, CPLD, DSP
- High-Performance Analog: ADC, DAC, LVDS, VCO
- Noise-Sensitive Imaging: CMOS Sensors, Video ASICs


## Description

The TPL9208 series of products are 2-A high-current, 3.3- $\mu\text{V}_{\text{RMS}}$  low-noise, high-PSRR, high-accuracy linear regulators with typically 150-mV ultra-low dropout voltage at 2-A load condition. The TPL9208 series of products support both fixed output voltage ranging from 0.8 V to 3.95 V and adjustable output voltage ranging from 0.8 V to 5.2 V with external resistor dividers.

Ultra-low noise, high-PSRR, and high-output-current capabilities make the TPL9208 series an ideal power supply for noise-sensitive applications, such as high-speed communication facilities, test and measurement devices, or high-definition imaging equipment. Accurate output voltage tolerance, output voltage remote sensing, excellent transient response, and flexible soft-start control ensure the TPL9208 series an optimal power supply for large-scale processors and digital loads, such as CPU, ASIC, FPGA, CPLD, and DSP.

The TPL9208 series of products provide 10-pin DFN2.5X2.5 and 20-pin QFN5X5 packages with guaranteed operating junction temperature ranging from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

## Typical Application Circuit



## Table of Contents

<b>Features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Typical Application Circuit</b> .....	<b>1</b>
<b>Product Family Table</b> .....	<b>3</b>
<b>Revision History</b> .....	<b>3</b>
<b>Pin Configuration and Functions</b> .....	<b>4</b>
<b>Specifications</b> .....	<b>6</b>
Absolute Maximum Ratings <sup>(1)</sup> .....	6
ESD, Electrostatic Discharge Protection.....	6
Recommended Operating Conditions.....	7
Thermal Information.....	7
Electrical Characteristics (General).....	8
Electrical Characteristics (DFN Package).....	9
Electrical Characteristics (QFN Package).....	10
Typical Performance Characteristics.....	12
<b>Detailed Description</b> .....	<b>15</b>
Overview.....	15
Functional Block Diagram.....	15
Feature Description.....	16
<b>Application and Implementation</b> .....	<b>21</b>
Application Information .....	21
Typical Application.....	21
<b>Layout</b> .....	<b>24</b>
Layout Guideline.....	24
<b>Tape and Reel Information</b> .....	<b>25</b>
<b>Package Outline Dimensions</b> .....	<b>27</b>
DFN2.5X2.5-10.....	27
QFN5X5-20.....	28
<b>Order Information</b> .....	<b>29</b>
<b>IMPORTANT NOTICE AND DISCLAIMER</b> .....	<b>30</b>


## Product Family Table

Order Number	Output Voltage (V)	Package
TPL9208AD-DF5R-S	Adjustable (0.8 V ~ 5.2 V)	DFN2.5X2.5-10
TPL9208AD-QF7R-S	Adjustable (0.8 V ~ 5.2 V)	QFN5X5-20

## Revision History

Date	Revision	Notes
2022-02-15	Rev.Pre.0	Preliminary Revision.
2022-04-11	Rev.Pre.1	Updated <a href="#">Order Information</a> .
2022-10-28	Rev.Pre.2	Updated <a href="#">Typical Performance Characteristics</a> .
2022-12-15	Rev.A.0	Initial Released.
2023-11-16	Rev.A.1	Updated <a href="#">Typical Performance Characteristics</a> .
2024-02-07	Rev.A.2	Updated <a href="#">Electrical Characteristics (QFN Package)</a> .
2024-04-06	Rev.A.3	Updated Thermal Information and Noise Test Waveforms.

## Pin Configuration and Functions



**Table 1. Pin Functions: TPL9208**

Pin Number		Pin Name	I/O	Description
DFN2.5X2.5-10	QFN5X5-20			
—	5, 6, 7, 9, 10, 11	50 mV, 100 mV, 200 mV, 400 mV, 800 mV, 1.6 V	I	Fixed output voltage setting pins. Connecting these pins to ground increases the output voltage. Multiple pins may be simultaneously connected to GND to select the desired output voltage. Leave these pins open when using external resistor dividers.
—	12	BIAS	I	BIAS voltage input pin. A 10-μF capacitor or larger must be connected between this pin and ground. BIAS must be left open or tied to ground when not used.
7	14	EN	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to IN directly.
3	3	FB	I	Output voltage feedback pin. Connect to an external resistor divider to adjust the output voltage. A 10-nF feed-forward capacitor from FB to OUT (as close as possible to the FB pin) is recommended to maximize regulator ac performance.
4	8, 18	GND	—	Ground reference pin. Connect the GND pin to PCB ground plane directly.
9, 10	15, 16, 17	IN	I	Input voltage pin. A 10-μF or larger ceramic capacitor from IN to ground (as close as possible to IN pin) is required to reduce the jitter from the previous-stage power supply.
6	—	NC	—	No internal connection.
8	13	NR/SS	I	Noise-reduction and soft-start pin. A 10-nF or larger capacitor from NR/SS to GND (as close as possible to NR/SS pin) is recommended to maximize ac performance.

**2-A Output, High-PSRR, Low-Noise LDO Regulator**

Pin Number		Pin Name	I/O	Description
DFN2.5X 2.5-10	QFN5X5- 20			
1, 2	1, 19, 20	OUT	O	Regulated output voltage pin. A 22- $\mu$ F or larger ceramic capacitor from OUT to ground (as close as possible to OUT pin) is required to ensure regulator stability.
5	4	PG	O	Open-drain power-good output pin. Leave PG pin open when not used.
–	2	SNS	I	Output voltage sense input pin. Connect this pin to the load side of the output trace only when using fixed output voltage. Leave this pin open when using external resistor divider.

## Specifications

### Absolute Maximum Ratings <sup>(1)</sup>

Parameter		Min	Max	Unit
IN, BIAS, EN, PG		-0.3	7	V
OUT, SNS		-0.3	$V_{IN} + 0.3$ (2)	V
NR/SS, FB		-0.3	3.6	V
50 mV, 100 mV, 200 mV, 400 mV, 800 mV, 1.6 V		-0.3	$V_{OUT} + 0.3$	V
T <sub>J</sub>	Maximum Junction Temperature	-40	150	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C
T <sub>L</sub>	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) The absolute maximum rating is  $V_{IN} + 0.3$  V or 7.0 V, whichever is smaller.

### ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

**2-A Output, High-PSRR, Low-Noise LDO Regulator****Recommended Operating Conditions**

Parameter		Min	Typ	Max	Unit
IN	Input Voltage Range of DFN Package	1.4		6.5	V
IN	Input Voltage Range of QFN Package	1.1		6.5	V
BIAS	BIAS Voltage Range of QFN Package	3		6.5	V
OUT	Output Voltage	0.8		5.2	V
C <sub>IN</sub>	Input Capacitor	10			μF
C <sub>OUT</sub>	Output Capacitor	10	22		μF
C <sub>NR/SS</sub>	NR/SS Capacitor		10	1000	nF
R <sub>PG</sub>	Power-good Pull-up Resistor	10		100	kΩ
T <sub>J</sub>	Junction Temperature Range	−40		125	°C

**Thermal Information**

Package Type	θ <sub>JA</sub>	θ <sub>JB</sub>	θ <sub>JC,TOP</sub>	Unit
DFN2.5X2.5-10	46.98	12.58	42.14	°C/W
QFN5X5-20	34.13	8.14	20.8	°C/W

**2-A Output, High-PSRR, Low-Noise LDO Regulator**
**Electrical Characteristics (General)**

All test conditions:  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (typical value at  $T_J = +25^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 0.4\text{ V}$  or  $1.4\text{ V}$ , whichever is greater;  $V_{OUT(NOM)} = 0.8\text{ V}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , OUT connect to  $50\text{ }\Omega$  to ground, PG connected to  $100\text{ k}\Omega$  to OUT, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
<b>Enable and Power Good</b>						
$V_{IH(EN)}$	EN High-level Input Voltage	Device enable	1.1		6.5	V
$V_{IL(EN)}$	EN Low-level Input Voltage	Device disable	0		0.4	V
$I_{EN}$	EN Pin Current	$V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0\text{ V}$ to $6.5\text{ V}$	-0.5		0.5	$\mu\text{A}$
$V_{PG}$	PG Pin Threshold	$V_{OUT}$ falling	82%	84%	88%	$\times V_{OUT}$
	Hysteresis			2%		$\times V_{OUT}$
$V_{OL(PG)}$	PG Low-level Output Voltage	$V_{OUT} < V_{PG}$ , source $1\text{ mA}$ to PG pin			0.4	V
$I_{PG}$	PG Pin Leakage Current	$V_{OUT} > V_{PG}$ , apply $6.5\text{ V}$ at PG pin			1	$\mu\text{A}$
<b>Regulated Output Voltage and Current</b>						
$V_{OUT}$	Output Voltage Range		0.8		5.2	V
	Accuracy <sup>(1)</sup>	$V_{OUT} = 0.8\text{ V}$ to $5.2\text{ V}$ , $I_{OUT} = 5\text{ mA}$ to $2\text{ A}$	-1%		1%	
$\Delta V_{OUT}$	Line Regulation	$V_{IN} = 1.4\text{ V}$ to $6.5\text{ V}$ , $I_{OUT} = 5\text{ mA}$		0.03		mV/V
	Load Regulation	$V_{IN} = 1.4\text{ V}$ , $I_{OUT} = 5\text{ mA}$ to $2\text{ A}$		0.7		mV/A
$V_{FB}$	Feedback Voltage			0.8		V
$I_{FB}$	FB Pin Leakage Current	$V_{IN} = 6.5\text{ V}$ , stress $V_{FB} = 0.8\text{ V}$	-100		100	nA
$V_{NR/SS}$	NR/SS Pin Voltage			0.8		V
$I_{LIM}$	Output Current Limit	$V_{IN} = V_{OUT(NOM)} + 0.4\text{ V}$ , $V_{OUT}$ is forced at $90\% \times V_{OUT(NOM)}$	2.1	3.4		A
$I_{SC}$	Short-circuit Current Limit	$R_{LOAD} \leq 20\text{ m}\Omega$		1.5		A
$R_{DIS}$	Output Discharge Resistance	$V_{EN} = 0$		250		$\Omega$
<b>Temperature Range</b>						
$T_{SD}$	Thermal Shutdown Threshold	Temperature increasing		160		$^{\circ}\text{C}$
	Hysteresis			20		$^{\circ}\text{C}$
$T_J$	Operating Temperature		-40		125	$^{\circ}\text{C}$

(1) Resistor tolerances are not included. The device is not tested under conditions where  $V_{IN} > V_{OUT} + 2.5\text{ V}$  and  $I_{OUT} = 2\text{ A}$  because the power dissipation is higher than the maximum rating of the package.



## 2-A Output, High-PSRR, Low-Noise LDO Regulator

### Electrical Characteristics (DFN Package)

All test conditions:  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (typical value at  $T_J = +25^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 0.4\text{ V}$  or  $1.4\text{ V}$ , whichever is greater;  $V_{OUT(NOM)} = 0.8\text{ V}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , OUT connect to  $50\text{ }\Omega$  to ground, PG connected to  $100\text{ k}\Omega$  to OUT, unless otherwise noted.

Parameter		Conditions		Min	Typ	Max	Unit
Supply Voltage and Current							
V <sub>IN</sub> <sup>(1)</sup>	Input Supply Voltage Range			1.4		6.5	V
UVLO	Input Supply UVLO	V <sub>IN</sub> rising				1.39	V
	Hysteresis				200		mV
I <sub>GND</sub>	GND Pin Current	V <sub>IN</sub> = 6.5 V, I <sub>OUT</sub> = 5 mA			5	15	mA
		V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 2 A			5	15	mA
I <sub>SD</sub>	Shutdown Current	V <sub>IN</sub> = 6.5 V, V <sub>EN</sub> = 0.5 V, PG = open				68	μA
Regulated Output Voltage and Current							
I <sub>NR/SS</sub>	NR/SS Pin Charging Current	V <sub>IN</sub> = 6.5 V, V <sub>NR/SS</sub> = 0		6	7.8	9	μA
V <sub>DO</sub>	Dropout Voltage	V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 1 A, V <sub>FB</sub> = 0.8 V – 3%			40	100	mV
		V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
		V <sub>IN</sub> = 5.4 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
		V <sub>IN</sub> = 5.6 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
PSRR and Noise							
PSRR	Power Supply Ripple Rejection	V <sub>IN</sub> = 1.4 V, V <sub>OUT</sub> = 0.8 V, I <sub>OUT</sub> = 2 A, C <sub>OUT</sub> = 22 μF, C <sub>NR/SS</sub> = 10 nF, C <sub>FF</sub> = 10 nF	1 kHz		63		dB
			10 kHz		60		dB
			1 MHz		60		dB
Noise	Output Noise Voltage	BW = 10 Hz to 100 kHz, V <sub>IN</sub> = 1.4 V, V <sub>OUT</sub> = 0.8 V, I <sub>OUT</sub> = 2 A, C <sub>OUT</sub> = 22 μF, C <sub>NR/SS</sub> = 10 nF, C <sub>FF</sub> = 10 nF			3.3		μV <sub>RMS</sub>
		BW = 10 Hz to 100 kHz, V <sub>IN</sub> = 5.5 V, V <sub>OUT</sub> = 5.2 V, I <sub>OUT</sub> = 2 A, C <sub>OUT</sub> = 22 μF, C <sub>NR/SS</sub> = 10 nF, C <sub>FF</sub> = 10 nF			10		μV <sub>RMS</sub>

(1) Minimum  $V_{IN} = V_{OUT(NOM)} + V_{DO}$  or  $1.4\text{ V}$ , whichever is greater.

**2-A Output, High-PSRR, Low-Noise LDO Regulator**
**Electrical Characteristics (QFN Package)**

All test conditions:  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (typical value at  $T_J = +25^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 0.4\text{ V}$  or  $1.4\text{ V}$ , whichever is greater;  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.8\text{ V}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , OUT connect to  $50\text{ }\Omega$  to ground, PG connected to  $100\text{ k}\Omega$  to OUT, unless otherwise noted.

Parameter		Conditions		Min	Typ	Max	Unit
Supply Voltage and Current							
V <sub>IN</sub> <sup>(1)</sup>	Input Supply Voltage Range			1.1		6.5	V
V <sub>BIAS</sub>	Bias Supply Voltage Range	V <sub>IN</sub> = 1.1 V		3		6.5	V
UVLO <sub>IN1</sub>	Input Supply UVLO	V <sub>IN</sub> rising, V <sub>BIAS</sub> = 3 V				1.09	V
	Hysteresis				200		mV
UVLO <sub>IN2</sub>	Input Supply UVLO	V <sub>IN</sub> rising, V <sub>BIAS</sub> = open				1.39	V
	Hysteresis				200		mV
UVLO <sub>BIAS</sub>	BIAS Supply UVLO	V <sub>BIAS</sub> rising, V <sub>IN</sub> = 1.1 V				2.9	V
	Hysteresis				200		mV
I <sub>GND</sub>	GND Pin Current	V <sub>IN</sub> = 6.5 V, I <sub>OUT</sub> = 5 mA			5	15	mA
		V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 2 A			5	15	mA
		V <sub>IN</sub> = 1.1 V, V <sub>BIAS</sub> = 3 V, I <sub>OUT</sub> = 2 A			5	15	mA
I <sub>SD</sub>	Shutdown Current	V <sub>IN</sub> = 6.5 V, V <sub>EN</sub> = 0.5 V, PG = open				68	μA
I <sub>BIAS</sub>	BIAS Pin Current	V <sub>IN</sub> = 1.1 V, V <sub>BIAS</sub> = 6.5 V, I <sub>OUT</sub> = 2 A			2.5	5	mA
Regulated Output Voltage and Current							
V <sub>OUT</sub>	Output Voltage Range	Fixed		0.8		3.95	V
		Adjustable		0.8		5.2	V
I <sub>NR/SS</sub>	NR/SS Pin Charging Current	V <sub>IN</sub> = 6.5 V, V <sub>NR/SS</sub> = 0		6	7.8	9	μA
V <sub>DO</sub>	Dropout Voltage	V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 1 A, V <sub>FB</sub> = 0.8 V – 3%			40	100	mV
		V <sub>IN</sub> = 1.4 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
		V <sub>IN</sub> = 5.4 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
		V <sub>IN</sub> = 5.6 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
		V <sub>IN</sub> = 1.1 V, V <sub>BIAS</sub> = 3 V, I <sub>OUT</sub> = 1 A, V <sub>FB</sub> = 0.8 V – 3%			40	100	mV
		V <sub>IN</sub> = 1.1 V, V <sub>BIAS</sub> = 3 V, I <sub>OUT</sub> = 2 A, V <sub>FB</sub> = 0.8 V – 3%			80	200	mV
PSRR and Noise							
PSRR	Power Supply Ripple Rejection	V <sub>IN</sub> = 5.5 V, V <sub>OUT</sub> = 5.2 V, I <sub>OUT</sub> = 2 A, C <sub>NR/SS</sub> = 10 nF, C <sub>FF</sub> = 10 nF	1 kHz		72		dB
			1 MHz		60		dB
		V <sub>IN</sub> = 5.5 V, V <sub>OUT</sub> = 5.2 V, V <sub>BIAS</sub> = 3 V, I <sub>OUT</sub> = 2 A, C <sub>NR/SS</sub> = 10 nF, C <sub>FF</sub> = 10 nF	1 kHz		72		dB
			1 MHz		60		dB


**2-A Output, High-PSRR, Low-Noise LDO Regulator**

Parameter		Conditions	Min	Typ	Max	Unit
$V_N$	Output Noise Voltage	BW = 10 Hz to 100 kHz, $V_{IN} = 1.1\text{ V}$ , $V_{BIAS} = 3\text{ V}$ , $V_{OUT} = 0.8\text{ V}$ , $I_{OUT} = 2\text{ A}$ , $C_{OUT} = 22\text{ }\mu\text{F}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$		3.3		$\mu\text{V}_{RMS}$
		BW = 10 Hz to 100 kHz, $V_{IN} = 5.5\text{ V}$ , $V_{OUT} = 5.2\text{ V}$ , $I_{OUT} = 2\text{ A}$ , $C_{OUT} = 22\text{ }\mu\text{F}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$		10		$\mu\text{V}_{RMS}$

(1) Minimum  $V_{IN} = V_{OUT(NOM)} + V_{DO}$  or 1.4 V or 1.1 V with  $V_{BIAS} = 3\text{ V}$ , whichever is greater.


## Typical Performance Characteristics

All test conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.4\text{ V}$  or  $1.4\text{ V}$ , whichever is greater;  $V_{OUT(NOM)} = 0.8\text{ V}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , OUT connect to  $50\text{ }\Omega$  to ground, PG connected to  $100\text{ k}\Omega$  to OUT, unless otherwise noted.




$V_{IN} = 1.4\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 1. PSRR**




$V_{IN} = 5.5\text{ V}$ ,  $V_{OUT} = 5.2\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 2. PSRR**




$V_{IN} = 1.4\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 3. Noise**




$V_{IN} = 5.5\text{ V}$ ,  $V_{OUT} = 5.2\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 4. Noise**







$V_{IN} = 1.4\text{ V}$


**Figure 5. Dropout Voltage**





$V_{IN} = 5.4\text{ V}$

**Figure 6. Dropout Voltage**


 $V_{IN} = 1.4\text{ V}$ 
**Figure 7. Enable Threshold**

**Figure 8. Enable Threshold**

Without  $V_{BIAS}$ 
**Figure 9.  $V_{IN}$  UVLO**

With  $V_{BIAS} = 3\text{ V}$  (QFN package only)


**Figure 10.  $V_{IN}$  UVLO**

With  $V_{IN} = 1.1\text{ V}$  (QFN package only)

**Figure 11.  $V_{BIAS}$  UVLO**

Without  $V_{BIAS}$ 
**Figure 12. Line Regulation**




With  $V_{BIAS} = 3\text{ V}$  (QFN package only)

**Figure 13. Line Regulation**




**Figure 14. Open-Loop Gain vs. Temperature**




$V_{IN} = 1.4\text{ V to } 2.4\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ ,  $I_{OUT} = 1\text{ A}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 15. Line Transient**



$V_{IN} = 1.4\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ ,  $I_{OUT} = 0.1\text{ A to } 2\text{ A}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ ,  $C_{FF} = 10\text{ nF}$

**Figure 16. Load Transient**



$V_{IN} = 1.4\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 10\text{ nF}$ , no load

**Figure 17. Startup**


## Detailed Description

## Overview


The TPL9208 series of products are 2-A high-current, 3.3- $\mu\text{V}_{\text{RMS}}$  low-noise, high-PSRR, high-accuracy linear regulators with typically 150-mV ultra-low dropout voltage at 2-A load condition. The TPL9208 series of products support both fixed output voltage ranging from 0.8 V to 3.95 V and adjustable output voltage ranging from 0.8 V to 5.2 V with external resistor dividers.

Ultra-low noise, high-PSRR, and high-output-current capabilities make the TPL9208 series an ideal power supply for noise-sensitive applications, such as high-speed communication facilities, test and measurement devices, or high-definition imaging equipment. Accurate output voltage tolerance, output voltage remote sensing, excellent transient response, and flexible soft-start control ensure the TPL9208 series an optimal power supply for large-scale processors and digital loads, such as CPU, ASIC, FPGA, CPLD, and DSP.

### Functional Block Diagram



**Figure 18. Functional Block Diagram (DFN Package)**



**Figure 19. Functional Block Diagram (QFN Package)**

## Feature Description

### Enable (EN)

The TPL9208 series provides a device enable pin (EN) to enable or disable the device. Connect the enable pin to the GPIO of an external digital logic control circuit to control the device. When the  $V_{EN}$  voltage falls below  $V_{IL(EN)}$ , the LDO device turns off, and when the  $V_{EN}$  ramps above  $V_{IH(EN)}$ , the LDO device turns on.

The TPL9208 series also integrates an active discharge function. During normal operation, when the enable pin is pulled down below  $V_{IL(EN)}$ , the output voltage is discharged through the internal resistive path.

### Under-Voltage Lockout (UVLO)

The TPL9208 series uses an under-voltage lockout circuit to keep the output shut-off until the internal circuitry operates properly.

### Voltage Regulation (OUT, FB)

The TPL9208 series provides two options to set the output voltage: fixed output voltage by the programming pins (QFN package only) or adjustable output voltage by external resistors.

### Fixed Output Voltage Setting (QFN package only)

The TPL9208 series integrates resistor dividers internally to set the fixed output voltage. The fixed output voltage can be set from 0.8 V to 3.95 V by connecting the output voltage setting pins (pin 5 to pin 11) to ground or leaving them open. Use [Equation 1](#) to calculate the output voltage.

$$V_{OUT} = V_{NR/SS} + V_{Pin\_Setting} \quad (1)$$

[Table 2](#) provides a full list of different output voltage targets and the corresponding pin settings.



**2-A Output, High-PSRR, Low-Noise LDO Regulator**
**Table 2. Fixed Output Voltage Setting**

V <sub>OUT</sub> (V)	50 mV	100 mV	200 mV	400 mV	800 mV	1.6 V	V <sub>OUT</sub> (V)	50 mV	100 mV	200 mV	400 mV	800 mV	1.6 V
Pin	5	6	7	9	10	11	Pin	5	6	7	9	10	11
0.80	Open	Open	Open	Open	Open	Open	2.40	Open	Open	Open	Open	Open	GND
0.85	GND	Open	Open	Open	Open	Open	2.45	GND	Open	Open	Open	Open	GND
0.90	Open	GND	Open	Open	Open	Open	2.50	Open	GND	Open	Open	Open	GND
0.95	GND	GND	Open	Open	Open	Open	2.55	GND	GND	Open	Open	Open	GND
1.00	Open	Open	GND	Open	Open	Open	2.60	Open	Open	GND	Open	Open	GND
1.05	GND	Open	GND	Open	Open	Open	2.65	GND	Open	GND	Open	Open	GND
1.10	Open	GND	GND	Open	Open	Open	2.70	Open	GND	GND	Open	Open	GND
1.15	GND	GND	GND	Open	Open	Open	2.75	GND	GND	GND	Open	Open	GND
1.20	Open	Open	Open	GND	Open	Open	2.80	Open	Open	Open	GND	Open	GND
1.25	GND	Open	Open	GND	Open	Open	2.85	GND	Open	Open	GND	Open	GND
1.30	Open	GND	Open	GND	Open	Open	2.90	Open	GND	Open	GND	Open	GND
1.35	GND	GND	Open	GND	Open	Open	2.95	GND	GND	Open	GND	Open	GND
1.40	Open	Open	GND	GND	Open	Open	3.00	Open	Open	GND	GND	Open	GND
1.45	GND	Open	GND	GND	Open	Open	3.05	GND	Open	GND	GND	Open	GND
1.50	Open	GND	GND	GND	Open	Open	3.10	Open	GND	GND	GND	Open	GND
1.55	GND	GND	GND	GND	Open	Open	3.15	GND	GND	GND	GND	Open	GND
1.60	Open	Open	Open	Open	GND	Open	3.20	Open	Open	Open	Open	GND	GND
1.65	GND	Open	Open	Open	GND	Open	3.25	GND	Open	Open	Open	GND	GND
1.70	Open	GND	Open	Open	GND	Open	3.30	Open	GND	Open	Open	GND	GND
1.75	GND	GND	Open	Open	GND	Open	3.35	GND	GND	Open	Open	GND	GND
1.80	Open	Open	GND	Open	GND	Open	3.40	Open	Open	GND	Open	GND	GND
1.85	GND	Open	GND	Open	GND	Open	3.45	GND	Open	GND	Open	GND	GND
1.90	Open	GND	GND	Open	GND	Open	3.50	Open	GND	GND	Open	GND	GND
1.95	GND	GND	GND	Open	GND	Open	3.55	GND	GND	GND	Open	GND	GND
2.00	Open	Open	Open	GND	GND	Open	3.60	Open	Open	Open	GND	GND	GND
2.05	GND	Open	Open	GND	GND	Open	3.65	GND	Open	Open	GND	GND	GND
2.10	Open	GND	Open	GND	GND	Open	3.70	Open	GND	Open	GND	GND	GND
2.15	GND	GND	Open	GND	GND	Open	3.75	GND	GND	Open	GND	GND	GND
2.20	Open	Open	GND	GND	GND	Open	3.80	Open	Open	GND	GND	GND	GND
2.25	GND	Open	GND	GND	GND	Open	3.85	GND	Open	GND	GND	GND	GND
2.30	Open	GND	GND	GND	GND	Open	3.90	Open	GND	GND	GND	GND	GND
2.35	GND	GND	GND	GND	GND	Open	3.95	GND	GND	GND	GND	GND	GND

## 2-A Output, High-PSRR, Low-Noise LDO Regulator

### Adjustable Output Voltage Setting

The TPL9208 series also provides an adjustable output voltage option. Using external resistor dividers, the output voltage of TPL9208 series is determined by the value of the resistors R1 and R2 in [Figure 18](#) and [Figure 19](#). Use [Equation 2](#) to calculate the output voltage.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) \quad (2)$$

Where,

- the feedback voltage  $V_{FB}$  is 0.8 V
- R1 is the high-side feedback resistor
- R2 is the low-side feedback resistor

[Table 3](#) provides a list of recommended resistor combinations to achieve the common output voltage values.

**Table 3. External Resistor Combinations**

Target Output Voltage (V)	External Resistors Divider		Calculated Output Voltage (V)
	R1 (kΩ)	R2 (kΩ)	
0.80	0	Open	0.800
0.81	2	160	0.810
0.82	4.02	160	0.820
0.83	6.04	160	0.830
0.84	8.06	160	0.840
0.85	10	160	0.850
0.86	12	160	0.860
0.87	12.4	143	0.869
0.88	12.4	124	0.880
0.89	12	107	0.890
0.90	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.792
1.90	12.1	8.87	1.891
2.50	12.4	5.9	2.481
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.50	11.8	2.55	4.502
5.00	12.4	2.37	4.986

---

**2-A Output, High-PSRR, Low-Noise LDO Regulator**

---

**Output Soft-Start Control (NR/SS)**

The TPL9208 series integrates an adjustable soft-start function to control the output voltage ramp-up slew rate and start-up time. By selecting the external capacitor at the NR/SS pin ( $C_{NR/SS}$ ), the output start-up time can be calculated with [Equation 3](#).

$$t_{STRATUP} = 1.25 \times \frac{V_{NR/SS} \times C_{NR/SS}}{I_{NR/SS}} \quad (3)$$

Where,

- the typical value of  $V_{NR/SS}$  is 0.8 V
- the typical value of  $I_{NR/SS}$  is 7.8  $\mu$ A
- $C_{NR/SS}$  is the external capacitor at the NR/SS pin

**Charge Pump Noise**

The TPL9208 series integrates a charge pump to improve the PSRR and transient response under low input voltage conditions, and the TPL9208 series generates a minimal amount of noise at the frequency of around 15 MHz. It is recommended to use 10-nF to 100-nF bypass capacitors close to the load a ferrite bead between the LDO output and the load input capacitors, forming a pi-filter to reduce the high-frequency noise level.

**Power Good (PG)**

The TPL9208 series integrates an open-drain output power good indicator. Connect the PG pin to a pull-up voltage through a resistor from 10 k $\Omega$  to 100 k $\Omega$  if the power good function is used. Or left the PG pin open if it is not used.

After regulator startup, the PG pin keeps low impedance until the output voltage reaches the power good threshold  $V_{PG,TH}$ . When the output voltage is higher than  $V_{PG,TH}$ , the PG pin turns to high output impedance, and PG is pulled up to a high voltage level to indicate the output voltage is ready.

**Output Active Discharge**

The TPL9208 series integrates an output discharge path from OUT to GND. When the device is disabled, and either EN or VIN is lower than the turn-on threshold, the output will actively discharge the output voltage through an internal resistor of several hundred ohms.

Do not rely on this active discharge circuit for discharging large output capacitors when the input voltage falls below the output voltage. Reverse current flow through internal power MOSFET can permanently damage the device, and external current protection is essential in this condition.

**Over-Current Protection and Short-to-Ground Protection**

The TPL9208 series integrates an internal current limit that helps to protect the device during fault conditions.

- When the output is pulled down below the target output voltage, over-current protection starts to work and limit the output current to a typical value of 3.4 A.
- When the output is shorted to ground directly, short-to-ground protection starts to work and limit the output current to  $I_{SC}$ .

Under over-current conditions, the internal junction temperature ramps up quickly. When the junction temperature is high enough, it will cause over-temperature protection.

**Over-Temperature Protection**

The recommended operating junction temperature range is from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . When the junction temperature is between  $125^{\circ}\text{C}$  and the thermal shutdown (TSD) threshold, the regulator can still work well, but will reduce the device lifetime for long-term use.

---

**2-A Output, High-PSRR, Low-Noise LDO Regulator**

The over-temperature protection works when the junction temperature exceeds the thermal shutdown (TSD) threshold, which turns off the regulator immediately. When the device cools down and the junction temperature falls below a value, which equals to thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.

## Application and Implementation

### Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## Application Information

The TPL9208 series of products are 2-A high-current low-noise high-PSRR high-accuracy linear regulators with a maximum 200-mV ultra-low dropout voltage at 2-A load condition. The following application schematics show the typical usage of the TPL9208 series.

## Typical Application


### Adjustable Output Operation

Figure 20 and Figure 21 show the typical application schematics of the TPL9208 series with adjustable output operation. Refer to the section [Adjustable Output Voltage Setting](#) to set the output voltage.



**Figure 20. Adjustable Output with DFN Package**


## 2-A Output, High-PSRR, Low-Noise LDO Regulator



**Figure 21. Adjustable Output with QFN Package**

### Fixed Output Operation

Figure 22 shows a typical application schematic of the TPL9208 series with fixed output operation. Refer to the section [Fixed Output Voltage Setting](#) to set the output voltage. In this example, output voltage is set to 1.8 V ( $V_{NR/SS} + 0.8\text{ V} + 0.2\text{ V}$ ).



**Figure 22. Fixed 1.8-V Output Example with QFN Package**

### Input Capacitor and Output Capacitor

The TPL9208 series is designed to be stable with low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). It is recommended to use ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials to get good capacitive stability across corresponding temperature ranges.

3PEAK recommends adding a 10- $\mu\text{F}$  or greater capacitor with a 0.1- $\mu\text{F}$  bypass capacitor in parallel at the IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

---

**2-A Output, High-PSRR, Low-Noise LDO Regulator**

To ensure loop stability, the TPL9208 series requires a 10-μF or greater output capacitor. 3PEAK recommends selecting an X7R-type 22-μF ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

**Power Dissipation**

During normal operation, LDO junction temperature should not exceed 125°C. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using [Equation 4](#).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \quad (4)$$

The junction temperature can be estimated using [Equation 5](#).  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

$$T_J = T_A + P_D \times \theta_{JA} \quad (5)$$


## Layout

### Layout Guideline

- Both input capacitors and output capacitors must be placed to the device pins as close as possible, and the vias between capacitors and device power pins must be avoided.
- It is recommended to bypass the input pin to ground with a 0.1- $\mu$ F bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin and the GND pin of the system must be as small as possible.
- It is recommended to use wide and thick copper to minimize  $I \times R$  drop and heat dissipation.
- Exposed pad must be connected to the PCB ground plane directly, the copper area must be as large as possible.



## Tape and Reel Information




Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL9208AD-DF5R-S	DFN2.5X2.5-10	180	12.3	2.7	2.7	0.7	4	8	Q2


**2-A Output, High-PSRR, Low-Noise LDO Regulator**

Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL9208AD- QF7R-S	QFN5X5-20	329	16.4	5.3	5.3	1.1	8	12	Q2

## Package Outline Dimensions

DFN2.5X2.5-10



**QFN5X5-20**
**Package Outline Dimensions**
**QF7(QFN5X5-20-A)**

**NOTES**

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
b	0.250	0.350	0.010	0.014
A3	0.203 REF		0.008 REF	
D	4.900	5.100	0.193	0.201
E	4.900	5.100	0.193	0.201
e	0.650 BSC		0.026 BSC	
L	0.450	0.650	0.018	0.026
D1	3.000	3.200	0.118	0.126
E1	3.000	3.200	0.118	0.126

## Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL9208AD-DF5R-S	-40 to 125°C	DFN2.5X2.5-10	L92	MSL3	4,000	Green
TPL9208AD-QF7R-S	-40 to 125°C	QFN5X5-20	L928A	MSL3	3,000	Green

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

## **IMPORTANT NOTICE AND DISCLAIMER**

**Copyright**© 3PEAK 2012-2024. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.