

Features

- Input Voltage Range: 1.75 V to 5.5 V
- Output Voltage Range: 1.2 V to 3.6 V
- ±2.5% Output Accuracy Over Line, Load Regulation, and Operating Temperature Range
- 500-mA Maximum Output Current
- Low Dropout Voltage: 150 mV typical at 500 mA
- High PSRR:
 - 82 dB at 1 kHz
 - 88 dB at 10 kHz
 - 61 dB at 100 kHz
 - 45 dB at 1 MHz
- 8.6-µV_{RMS} Output Voltage Noise
- Excellent Transient Response
- Stable with a 1-µF or Greater Ceramic Output Capacitor
- Output Reverse Current Protection
- Output Shortage Protection
- Over-Temperature and Over-Current Protection
- Junction Temperature Range: -40°C to +125°C
- Qualified for Automotive Applications with AEC-Q100
 Reliability Test
- Industrial and Automotive Temperature Range
- Package:
 - _ SOT23-5

Applications

- Portable and Battery-Powered Equipment
- Mobile Phones and Tablets
- Digital Cameras and Audio Devices Power Supply
- Video Surveillance

Description

The TPL9052 series of products are 500-mA high-PSRR, ultra-low noise, and low-dropout linear regulators with high-output accuracy. The TPL9052 series of products support both fixed output voltage ranging from 1.2 V to 3.6 V and are stable with 1- μ F or larger ceramic output capacitors.

The TPL9052 series of products have high PSRR with 88 dB at 10 kHz and 8.6- μ V_{RMS} ultra-low noise. These features make the TPL9052 series of products very suitable for noise-sensitive applications with high noise from the previous stage power supply, such as high-performance analog devices, or high-definition imaging equipment.

The TPL9052 series of products integrate protection features: output reverse current protection, output shortage protection, over-temperature protection, and overload protection. All these features significantly improve the system reliability and simplify the circuitry design under different operating conditions.

The TPL9052 series of products provide SOT23-5 packages with guaranteed operating junction temperature (T_J) ranging from -40° C to $+125^{\circ}$ C.



Typical Application Circuit



500-mA High PSRR, Ultra-low Noise LDO

Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	
Pin Configuration and Functions	4
Specifications	
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	5
Electrical Characteristics	6
Typical Performance Characteristics	8
Detailed Description	10
Overview	10
Functional Block Diagram	10
Feature Description	10
Application and Implementation	12
Application Information	12
Typical Application	12
Layout	13
Layout Guideline	13
Tape and Reel Information	14
Package Outline Dimensions	15
SOT23-5	15
Order Information	16
IMPORTANT NOTICE AND DISCLAIMER	17



Product Family Table

Order Number	Output Voltage (V)	AEC-Q100 Reliability Test	Package
TPL905212-S5TR-S	1.2 V	PASS	SOT23-5
TPL905215-S5TR-S	1.5 V	PASS	SOT23-5
TPL905218-S5TR-S	1.8 V	PASS	SOT23-5
TPL905225-S5TR-S	2.5 V	PASS	SOT23-5
TPL905228-S5TR-S	2.8 V	PASS	SOT23-5
TPL905230-S5TR-S	3.0 V	PASS	SOT23-5
TPL905233-S5TR-S	3.3 V	PASS	SOT23-5
TPL905236-S5TR-S	3.6 V	PASS	SOT23-5

Revision History

Date	Revision	Notes
2022-05-31	Rev.Pre.0	Preliminary Version.
2022-12-01	Rev.A.0	Initial Released, Qualified for Automotive Applications with AEC-Q100 Reliability Test.
2023-06-15	Rev.A.1	 Removed 4.5 V Output Option. Updated Thermal Information.



500-mA High PSRR, Ultra-low Noise LDO

Pin Configuration and Functions



Table 1. Pin Functions: TPL9052-S

Pin Name	Pin Number	I/O	Description
EN	3	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to IN directly.
GND	2	_	Ground reference pin. Connect the GND pin to the PCB ground plane directly.
IN	1	I	Input voltage pin. Bypass IN to GND with a 1-µF or greater capacitor.
NC	4	_	No connection.
OUT	5	0	Regulated output voltage pin. Bypass OUT to GND with a 1- μ F or greater capacitor.



Specifications

Absolute Maximum Ratings ⁽¹⁾

	Parameter	Min	Мах	Unit
IN, EN		-0.3	6	V
OUT		-0.3	6	V
TJ	Junction Temperature Range	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) All voltage values are with respect to GND.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±6000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Мах	Unit
IN		1.75	5.5	V
EN		0	V _{IN}	V
OUT	OUT		5.5	V
Соит		1	10	μF
ESR of COUT	ESR of Cout		0.1	Ω
TJ	Junction Temperature Range	-40	125	°C
PD	Power Dissipation	0	400	mW

Thermal Information

Package Type θJA		θις	θјв	Unit	
SOT23-5	SOT23-5 125.0		69.3	°C/W	



Electrical Characteristics

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1 V$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = 1 \mu F$, $C_{OUT} = 1 \mu F$, $-40^{\circ}C \le T_J \le +125^{\circ}C$, unless otherwise noted.

	Parameter	Conditions	Min	Тур	Мах	Unit
Supply V	oltage and Current		1		-	
V _{IN}	Input Supply Voltage range		1.75		5.5	V
Ignd	Ground Pin Current	louт = 0 mA		120		μA
I _{SHDN}	Shutdown Current	EN = GND		0.02	2	μA
Enable I	nput Voltage and Current		1		1	
VIH(EN)	EN Logic-input High Level	Output Enable	1.2		VIN	V
VIL(EN)	EN Logic-input Low Level	Output Disable	0		0.4	V
I _{EN}	EN Pin Leakage Current	V _{EN} = 5 V		1	2	μA
Regulate	ed Output Voltage and Current		1		1	1
V _{OUT} Output Voltage Accuracy	$-40^{\circ}C \le T_J \le +125^{\circ}C, 0 \text{ mA} \le I_{OUT} \le 300 \text{ mA}$	-2%		2%		
	$-40^{\circ}C \le T_J \le +125^{\circ}C, 0 \text{ mA} \le I_{OUT} \le 500 \text{ mA}$	-2.5%		2.5%		
	Line Regulation	$V_{IN} = V_{OUT(NOM)} + 1 V \text{ to } 5.5 V$		1		mV
ΔV _{OUT}	Load Regulation	$V_{IN} = V_{OUT(NOM)} + 1 V, I_{OUT} = 1$ mA to 500 mA		5		mV
		V _{OUT} = 3.3 V, I _{OUT} = 100 mA		30		mV
V _{DO} (1)	Dropout Voltage	Vout = 3.3 V, Iout = 300 mA		90	180	mV
		V _{OUT} = 3.3 V, I _{OUT} = 500 mA		150	300	mV
lout	Output Current	V _{OUT} in regulation	0		500	mA
lc∟	Output Current Limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	550	800		mA
lsc	Short-circuit Current Limit	R_{LOAD} = 20 m Ω , T_A = 25°C		100		mA
R _{DIS}	Active Output Discharge Resistance	V _{EN} < V _{IL(EN)}		290		Ω
		louт = 20 mA, f = 100 Hz		82		dB
		I _{OUT} = 20 mA, f = 1 kHz		82		dB
PSRR	Power Supply Rejection Ratio	I _{OUT} = 20 mA, f = 10 kHz		88		dB
		louт = 20 mA, f = 100 kHz		61		dB
		I _{OUT} = 20 mA, f = 1 MHz		45		dB
V _N	Output Noise Voltage	I _{OUT} = 150 mA, BW = 10 Hz to 100 kHz		8.6		μV _{RMS}
tstr	Start-up Time	VOUT reaches 95% of nominal output voltage after EN = high		750		μs
Tempera	ture Range					
T _{SD}	Thermal Shutdown Temperature			165		°C



Parameter	Conditions	Min	Тур	Max	Unit
Thermal Shutdown Hysteresis			15		°C

(1) Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current and measure for V_{OUT(NOM)} ≥ 1.8 V. In the dropout mode, the output voltage will be equal to: V_{IN} − V_{DROPOUT}.



500-mA High PSRR, Ultra-low Noise LDO

Typical Performance Characteristics

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1 V$, $I_{OUT} = 1 mA$, $C_{IN} = 1 \mu F$, $C_{OUT} = 1 \mu F$, $-40^{\circ}C \le T_J \le +125^{\circ}C$, unless otherwise noted.









Detailed Description

Overview

The TPL9052 series of products are 500-mA high-PSRR, ultra-low noise, low-dropout linear regulators with high-output accuracy. The TPL9052 series of products support both fixed output voltage ranging from 1.2 V to 3.6 V and are stable with $1-\mu$ F or larger ceramic output capacitors.

The TPL9052 series of products have high PSRR with 88 dB at 10 kHz and $8.6-\mu V_{RMS}$ ultra-low noise. These features make the TPL9052 series very suitable for noise-sensitive applications with high noise from the previous stage power supply, such as high-performance analog devices, or high-definition imaging equipment.

The TPL9052 series of products integrate protection features: output reverse current protection, output shortage protection, over-temperature protection, and overload protection. All these features significantly improve the system reliability and simplify circuitry design under different operating conditions.



Functional Block Diagram

Figure 13. Functional Block Diagram

Feature Description

Enable (EN)

The enable pin (EN) is active high. Connect this pin to the GPIO of an external processor or digital logic control circuit to enable and disable the device. Or connect this pin to the IN pin for self-bias applications.

Operating Voltage Range (VIN)

The TPL9052 series does not include any dedicated UVLO circuitry. The output voltage of the TPL9052 series is not well regulated until V_{IN} exceeds 1.75 V or (V_{OUT} + V_{DO}), whichever is greater.



Regulated Output Voltage (VOUT)

The TPL9052 series is available in fixed voltage versions of 1.2 V to 4.5 V. When the input voltage is higher than $V_{OUT(NOM)}$ + 1, the output pin is the regulated output based on the selected voltage version. When the input voltage falls below $V_{OUT(NOM)}$ + 1, the output pin tracks the input voltage minus the dropout voltage based on the load current.

Reverse-Current Protection (RCP)

The TPL9052 series provides the reverse-current protection (RCP) to prevent the output reverse current. If large capacitors are used at the output, there would be a large reverse current when the input voltage is lower than the output voltage. The TPL9052 series can shut off the regulator and body diode path to prevent the device from being damaged due to reverse current faults.

Current Limit

The TPL9052 series integrates an internal current limit that helps to protect the regulator during fault conditions. When the output is shorted, the LDO supplies a typical current of 100 mA. The output voltage is not regulated when the device is in current limit, and $V_{OUT} = I_{CL} \times R_{LOAD}$.

Thermal Shutdown

During normal operation, the LDO junction temperature should not exceed 125°C. When the junction temperature exceeds the thermal-shutdown threshold, the LDO shuts down the output immediately. Until when the junction temperature falls below a value, which equals to thermal-shutdown threshold minus thermal-shutdown hysteresis, the output turns on again.



Application and Implementation

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Note

Application Information

The TPL9052 devices are a series of 500-mA high-PSRR, ultra-low noise, low-dropout linear regulators. The following application schematic shows a typical usage of the TPL9052 series.

Typical Application

Figure 14 shows the typical application schematic of the TPL9052 series.



Figure 14. Typical Application Circuit

Input Capacitor and Output Capacitor

3PEAK recommends adding a $1-\mu$ F or greater capacitor with a $0.1-\mu$ F bypass capacitor in parallel at the IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL9052 series requires an output capacitor of 1 µF or greater. 3PEAK recommends selecting an X5R- or X7R-type ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

Power Dissipation

During normal operation, the LDO junction temperature should not exceed 125°C. Using the below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 1.

 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \times \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \times \mathsf{I}_\mathsf{GND}$

The junction temperature can be estimated using Equation 2. θ_{JA} is the junction-to-ambient thermal resistance.

$$T_J = T_A + P_D \times \theta_{JA}$$

(1)

(2)



Layout

Layout Guideline

- Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- It is recommended to bypass the input pin to ground with a 0.1-µF bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin, and the GND pin of the system must be as small as possible.
- It is recommended to use wide and thick copper to minimize I×R drop and heat dissipation.



500-mA High PSRR, Ultra-low Noise LDO

Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL9052xx- S5TR-S ⁽¹⁾	SOT23-5	180.0	13.1	3.2	3.2	1.4	4.0	8.0	Q3

A0

В0

(1) Output voltage value, xx = 12 to 36. e.g., 33 means 3.3 V output voltage.

P0



Package Outline Dimensions

SOT23-5





500-mA High PSRR, Ultra-low Noise LDO

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL905212-S5TR-S	-40°C to +125°C	SOT23-5	L8G	MSL3	Tape and Reel, 3,000	
TPL905215-S5TR-S	-40°C to +125°C	SOT23-5	L8I	MSL3	Tape and Reel, 3,000	
TPL905218-S5TR-S	-40°C to +125°C	SOT23-5	L8K	MSL3	Tape and Reel, 3,000	
TPL905225-S5TR-S	-40°C to +125°C	SOT23-5	L8P	MSL3	Tape and Reel, 3,000	
TPL905228-S5TR-S	-40°C to +125°C	SOT23-5	L8T	MSL3	Tape and Reel, 3,000	
TPL905230-S5TR-S	-40°C to +125°C	SOT23-5	L8W	MSL3	Tape and Reel, 3,000	
TPL905233-S5TR-S	-40°C to +125°C	SOT23-5	L8Z	MSL3	Tape and Reel, 3,000	
TPL905236-S5TR-S	-40°C to +125°C	SOT23-5	L82	MSL3	Tape and Reel, 3,000	

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2023. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.



500-mA High PSRR, Ultra-low Noise LDO

This page intentionally left blank