

## TPIC6595 Power Logic 8-bit Shift Register

### 1 Features

- Low  $r_{DS(on)}$ : 1.3 $\Omega$  typical
- Avalanche energy: 75mJ
- Eight power DMOS transistor outputs of 250mA continuous current
- 1.5A pulsed current per output
- Output clamp voltage at 45V
- Devices can cascade
- Low power consumption

### 2 Applications

- Instrumentation clusters
- Tell-tale lamps
- LED illumination and controls
- Automotive relay or solenoids drivers

### 3 Description

The TPIC6595 is a monolithic, high-voltage, high-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK) respectively. The storage register transfers data to the output buffer when shift register clear (SRCLR) is high. Write data and read data are valid only when RCK is low. When SRCLR is low, the input shift register is cleared. When output enable ( $\overline{G}$ ) is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.


Outputs are low-side, open-drain DMOS transistors with output ratings of 45V and 250mA continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.

Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 19, logic ground (LGND), and pins 1, 10, 11, and 20, power grounds (PGND), must be externally made in a manner that reduces crosstalk between the logic and load circuits. The TPIC6595 is characterized for operation over the operating case temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

**Device Information 1**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPIC6595	SOIC (20)	12.80mm × 7.50mm
	PDIP (20)	25.4mm × 6.35mm

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### Typical Application



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.1 Overview.....	<b>10</b>
<b>2 Applications</b> .....	<b>1</b>	7.2 Functional Block Diagram.....	<b>10</b>
<b>3 Description</b> .....	<b>1</b>	7.3 Feature Description.....	<b>11</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.4 Device Functional Modes.....	<b>12</b>
<b>5 Specifications</b> .....	<b>4</b>	<b>8 Device and Documentation Support</b> .....	<b>13</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	8.1 Documentation Support.....	<b>13</b>
5.2 Dissipation Rating Table.....	<b>4</b>	8.2 Receiving Notification of Documentation Updates....	<b>13</b>
5.3 Recommended Operating Conditions.....	<b>4</b>	8.3 Support Resources.....	<b>13</b>
5.4 Electrical Characteristics.....	<b>5</b>	8.4 Trademarks.....	<b>13</b>
5.5 Switching Characteristics .....	<b>5</b>	8.5 Electrostatic Discharge Caution.....	<b>13</b>
5.6 Thermal Resistance Characteristics.....	<b>6</b>	8.6 Glossary.....	<b>13</b>
5.7 Typical Characteristics.....	<b>6</b>	<b>9 Revision History</b> .....	<b>13</b>
<b>6 Parameter Measurement Information</b> .....	<b>8</b>	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>14</b>
<b>7 Detailed Description</b> .....	<b>10</b>		

## 4 Pin Configuration and Functions



**Figure 4-1. DW or N Package, 20-pin SOIC (Top- View)**

**Table 4-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
DRAIN0	4	O	Open-drain output
DRAIN1	5		
DRAIN2	6		
DRAIN3	7		
DRAIN4	14		
DRAIN5	15		
DRAIN6	16		
DRAIN7	17		
$\overline{G}$	9	I	Output enable, active-low
LGND	19	-	Logic ground
PGND	1, 10, 11, 20	-	Power ground
RCK	12	I	Register clock
SER IN	3	I	Serial data input
SER OUT	18	O	Serial data output
SRCK	13	I	Shift register clock
SRCLR	8	I	Shift register clear, active-low
V <sub>CC</sub>	2	I	Power supply

(1) O = Output; I = Input;

## 5 Specifications

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

### 5.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
$V_{CC}$	Logic supply voltage		7	V
$V_I$	Logic input voltage range	-0.3	7	V
$V_{DS}$	Power DMOS drain-to-source voltage		45	V
	Continuous source-drain diode anode current		1	A
	Pulsed source-drain diode anode current		2	A
	Pulsed drain current, each output, all outputs on, see also <sup>(3)</sup>		750	mA
$I_{Dn}$	Continuous drain current, each output, all outputs on, $T_A = 25^\circ$		250	mA
$I_{DM}$	Peak drain current single output, $T_A = 25^\circ\text{C}$ (See <sup>(3)</sup> )		2	A
$E_{AS}$	Single-pulse avalanche energy (See <sup>(4)</sup> )		75	mJ
$I_{AS}$	Avalanche current (See <sup>(4)</sup> )		1	A
	Continuous total power dissipation	see Dissipation Rating Table		<sup>(5)</sup>
$T_J$	Operating virtual junction temperature range	-40	150	$^\circ\text{C}$
$T_{stg}$	Storage temperature	-65	150	$^\circ\text{C}$
	Lead temperature 1, 6mm (1/16 inch) from case for 10 seconds		260	$^\circ\text{C}$

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to network ground terminal GND.
- (3) Pulse duration  $\leq 100\mu\text{s}$ , duty cycle  $\leq 2\%$
- (4) DRAIN supply voltage = 15V, starting junction temperature ( $T_{JS}$ ) =  $25^\circ\text{C}$ ,  $L = 100\text{mH}$ ,  $I_{AS} = 1\text{A}$  (see Figure 6-4).
- (5) See Dissipation Table

### 5.2 Dissipation Rating Table

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
DW	1125mW	9.0mW/ $^\circ\text{C}$	225mW
N	1150mW	9.2mW/ $^\circ\text{C}$	230mW

over operating free-air temperature range (unless otherwise noted)

### 5.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC}$	Logic supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	$0.85V_{CC}$		V
$V_{IL}$	Low-level input voltage		$0.15V_{CC}$	V
	Pulsed drain output current, $T_C = 25^\circ\text{C}$ , $V_{CC} = 5\text{V}$ See <sup>(1)</sup> , <sup>(2)</sup>	-1.8	1.5	A
$t_{su}$	Setup time, SER IN high before SRCK $\uparrow$ , see Figure 6-2	10		ns
$t_h$	Hold time, SER IN high after SRCK $\uparrow$ , see Figure 6-2	10		ns
$t_w$	Pulse duration, see Figure 6-2	20		ns
$T_C$	Operating case temperature	-40	125	$^\circ\text{C}$

- (1) Pulse duration  $\leq 100\mu\text{s}$ , duty cycle  $\leq 2\%$ .

(2) Technique must limit  $T_J - T_C$  to 10°C maximum.

over operating free-air temperature range ( $V_{CC} = 5V$ ,  $T_C = 25^\circ\text{C}$ , unless otherwise noted)

## 5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$	Drain-source breakdown voltage	$I_D = 1\text{mA}$	45			V
$V_{SD}$	Source-drain diode forward voltage	$I_F = 250\text{mA}$ , see (1)		0.85	1	V
$V_{OH}$	High-level output voltage, High-level output voltage, SER OUT	$I_{OH} = -20\text{mA}$ , $V_{CC} = 4.5V$	4.4	4.49		V
		$I_{OH} = -4\text{mA}$ , $V_{CC} = 4.5V$	4.1	4.3		
$V_{OL}$	Low-level output voltage, SER OUT	$I_{OH} = 20\text{mA}$ , $V_{CC} = 4.5V$		0.002	0.1	V
		$I_{OH} = 4\text{mA}$ , $V_{CC} = 4.5V$		0.2	0.4	
$V_{(hys)}$	Input hysteresis	$V_{DS} = 15V$		1.3		V
$I_{IH}$	High-level input current	$V_{CC} = 5.5V$ , $V_I = V_{CC}$			1	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = 5.5V$ , $V_I = 0$			-1	$\mu\text{A}$
$I_{CCL}$	Logic supply current	$IO = 0$ , All inputs low		15	100	$\mu\text{A}$
$I_{CC(FRQ)}$	Logic supply current frequency	$f_{SRCK} = 5\text{MHz}$ , $IO = 0$ , $CL = 30\text{pF}$ See Figure 6-1, Figure 6-2, and Figure 5-1		0.6	5	mA
$I_N$	Nominal current	$V_{DS(on)} = 0.5V$ , $I_N = I_D$ , $T_C = 85^\circ\text{C}$ . See (2), (3), and (4)		250		mA
$I_{DSX}$	Off-state drain current	$V_{DS} = 40V$		0.05	1	$\mu\text{A}$
		$V_{DS} = 40V$ ; $T_C = 125^\circ\text{C}$		0.15	5	
$r_{DS(on)}$	Static drain-source on-state resistance	$I_D = 250\text{mA}$ , $V_{CC} = 4.5V$ See (2), (3), Figure 5-5 and Figure 5-6		1.3	2	$\Omega$
		$I_D = 250\text{mA}$ , $V_{CC} = 4.5V$ , $T_C = 125^\circ\text{C}$ .		2	3.2	
		$I_D = 500\text{mA}$ , $V_{CC} = 4.5V$		1.3	2	

(1) Pulse duration  $\leq 100\mu\text{s}$ , duty cycle  $\leq 2\%$ .

(2) Technique must limit  $T_J - T_C$  to 10°C maximum.

(3) These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

(4) Nominal current is defined for a consistent comparison between devices from different sources. The current produces a voltage drop of 0.5V at  $T_C = 85^\circ\text{C}$ .

over operating free-air temperature range (unless otherwise noted)

## 5.5 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from $\bar{G}$	$C_{LL} = 30\text{pF} = 30\text{pF}$ , $I_{DD} = 250\text{mA}$ , See Figure 6-1 and Figure 6-2		650		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from $\bar{G}$			150		ns
$t_r$	Rise time, drain output			750		ns
$t_f$	Fall time, drain output			425		ns
$t_a$	Reverse-recovery-current rise time	$I_{FF} = 250\text{mA}$ , $di/dt = 20\text{A}/\mu\text{s}$ . See (1), (2), and Figure 6-3		100		ns
$t_{rr}$	Reverse-recovery time			300		

(1) Technique must limit  $T_J - T_C$  to 10°C maximum.

(2) These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

## 5.6 Thermal Resistance Characteristics

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
$R_{\theta JA}$	Thermal resistance, junction-to-ambient	DW	All eight outputs with equal power		111	$^{\circ}\text{C}/\text{W}$
		N			108	

## 5.7 Typical Characteristics




Figure 5-1. Peak Avalanche Current vs. Time Duration of Avalanche




Figure 5-2. Supply Current vs. Frequency




Figure 5-3. Maximum Continuous Drain Current of Each Output vs. Number Of Outputs Conducting Simultaneously






Figure 5-4. Maximum Peak Drain Current of Each Output vs. Number of Outputs Conducting Simultaneously


## 5.7 Typical Characteristics (continued)



**Figure 5-5. Static Drain-source On-state Resistance vs. Drain Current**




**Figure 5-6. Static Drain-source On-state Resistance vs. Logic Supply Voltage**




**Figure 5-7. Switching Time vs. Free-air Temperature**

## 6 Parameter Measurement Information



A. Write data and read data are valid only when RCK is low


**Figure 6-1. Resistive Load Operation**



- A. Outputs DRAIN 1, 2, 5, and 6 low (PGND), all other DRAIN outputs are at 24V. The word generator has the following characteristics:  $t_r \leq 10\text{ns}$ ,  $t_f \leq 10\text{ns}$ ,  $t_w = 300\text{ns}$ , pulsed repetition rate (PRR) = 5kHz,  $Z_O = 50\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.


**Figure 6-2. Test Circuit, Switching Times, and Voltage Waveforms**





- The  $V_{GG}$  amplitude and  $R_G$  are adjusted for  $di/dt = 20A/\mu s$ . A  $V_{GG}$  double-pulse train is used to set  $I_F = 0.25A$ , where  $t_1 = 10\mu s$ ,  $t_2 = 7\mu s$ , and  $t_3 = 3\mu s$ .
- The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

**Figure 6-3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode**



- The word generator has the following characteristics:  $t_r \leq 10ns$ ,  $t_f \leq 10ns$ ,  $Z_O = 50\Omega$ .
- Input pulse duration,  $t_w$ , is increased until peak current  $I_{AS} = 1A$ . Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 75mJ$ , where  $t_{av}$  = avalanche time.


**Figure 6-4. Single-Pulse Avalanche Energy Test Circuit and Waveforms**

## 7 Detailed Description


### 7.1 Overview

The TPIC6595 is a monolithic, high-voltage, high-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

### 7.2 Functional Block Diagram




Functional Block Diagram



**Equivalent of Each Input Schematic**

TYPICAL OF ALL DRAIN OUTPUTS



**Typical of All Drain Outputs Schematic**

## 7.3 Feature Description

### 7.3.1 Serial-In Interface

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK) respectively. Write data and read data are valid only when RCK is low. The storage register transfers data to the output buffer when shift register clear (SRCLR) is high.

### 7.3.2 Clear Register

A logical low on ( $\overline{\text{SRCLR}}$ ) clears all registers in the device. TI suggests clearing the device during power up or initialization.

### 7.3.3 Output Control

When output enable ( $\overline{\text{G}}$ ) is held high, all data in the output buffers is held low and all drain outputs are off. Holding ( $\overline{\text{G}}$ ) low makes data from the storage register transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are OFF. When data is high, the DMOS transistor outputs have sink-current capability. This pin can also be used for global PWM dimming.

### 7.3.4 Cascaded Application

The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices. Connect the device (SER OUT) pin to the next device (SER IN) for daisy Chain.

### 7.3.5 Current Limit Function

Outputs are low-side, open-drain DMOS transistors with output ratings of 45V and 250mA continuous sink current capability.

## 7.4 Device Functional Modes

### 7.4.1 Operating with $V_{CC} < 4.5V$

This device works normally during  $4.5V \leq V_{CC} \leq 5.5V$ , when operation voltage is lower than 4.5V, correct behavior of the device, including communication interface and current capability, is not assured.

### 7.4.2 Operating with $5.5V < V_{CC} \leq 7V$

The device works normally in this voltage range, but reliability issues can occur if the device works for a long time in this voltage range.

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2005) to Revision C (March 2025)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated content from legacy format to current format.....	1
<hr/>	
Changes from Revision A (October 1996) to Revision B (May 2005)	Page
• Changed $\overline{\text{SRCLR}}$ timing diagram.....	8
<hr/>	
Changes from Revision * (April 1992) to Revision A (October 1996)	Page
• Original revision.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC6595DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	TPIC6595	
TPIC6595DWG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI		TPIC6595	
TPIC6595DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6595	Samples
TPIC6595DWRG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI		TPIC6595	
TPIC6595N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPIC6595N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC6595DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TPIC6595DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC6595DWR	SOIC	DW	20	2000	350.0	350.0	43.0
TPIC6595DWR	SOIC	DW	20	2000	350.0	350.0	43.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPIC6595N	N	PDIP	20	20	506	13.97	11230	4.32

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD




14/18 Pin Only  
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

**DW0020A****PACKAGE OUTLINE****SOIC - 2.65 mm max height**

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated