4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS045 – NOVEMBER 1994

- Low r_{DS(on)} . . . 0.32 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 4 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface


description

The TPIC5423L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated independent N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the humanbody model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

D	W PAC (TOP \		E
DRAIN1 [DRAIN1 [GATE1 [GND [SOURCE1 [SOURCE2 [SOURCE2 [SOURCE2 [GND [GATE2 [DRAIN2 [1 2 3 4 5 6 7 8 9 10 11 12 	24 23 22 21 20 19 18 17 16 15 14 13	DRAIN3 DRAIN3 GATE3 GND SOURCE3 SOURCE3 SOURCE4 SOURCE4 GND GATE4 DRAIN4 DRAIN4

The TPIC5423L is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS045 – NOVEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Drain-to-source voltage, V _{DS}	
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V _{GS}	-9 V to 18 V
Continuous drain current, each output, $T_C = 25^{\circ}C$	1.25 A
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$	1.25 A
Pulsed drain current, each output, I_{max} , $T_{C} = 25^{\circ}C$ (see Note 1 and Figure 15)	
Continuous gate-to-source zener-diode current, $T_C = 25^{\circ}C$	±50 mA
Pulsed gate-to-source zener-diode current, $T_{C} = 25^{\circ}C$	
Single-pulse avalanche energy, E_{AS} , $T_C = 25^{\circ}C$ (see Figures 4 and 16)	96 mJ
Continuous total dissipation, $T_C = 25^{\circ}C$ (see Figure 15)	
Operating virtual junction temperature range, T	
Operating case temperature range, T _C	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

NOTE 1. Pulse duration = 10 ms, duty cycle = 2%



SLIS045 - NOVEMBER 1994

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$,	1.5	1.75	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	$I_{D} = 1.25 \text{ A}, \qquad V_{GS} = 5 \text{ V},$ See Notes 2 and 3			0.4	0.47	V
VF(SD)	Forward on-state voltage, source-to-drain	I_S = 1.25 A, V_{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1.25 A (D1, D2, D3, D4), See Notes 2 and 3			2		V
IDSS	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	A
			T _C = 125°C		0.5	10	μA
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	V _{SG} = 5 V,	$V_{DS} = 0$		10	100	nA
lu.	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	
likg			T _C = 125°C		0.5	10	μA
^r DS(on)	Static drain-to-source on-state resistance	$V_{GS} = 5 V, \\ I_D = 1.25 A, \\ See Notes 2 and 3 \\ and Figures 6 and 7 \\ \label{eq:GS}$	$T_{C} = 25^{\circ}C$		0.32	0.375	Ω
			T _C = 125°C		0.44	0.55	52
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 a	I _D = 0.625 A, nd Figure 9	1.25	1.63		S
C _{iss}	Short-circuit input capacitance, common source				200	250	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V,	V _{GS} = 0, See Figure 11		100	125	рF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,			60	75	

electrical characteristics, $T_{C} = 25^{\circ}C$ (unless otherwise noted)

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.
 3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
t _{rr} Reverse-recovery time		Z1, Z2, Z3, and Z4		80		ns	
	$V_{CC} = 0.$ di/dt = 100 A/us.	D1, D2, D3, and D4		130			
		Z1, Z2, Z3, and Z4		0.8		μC	
QRR	Q _{RR} Total diode charge		D1, D2, D3, and D4		0.66		μΟ



SLIS045 - NOVEMBER 1994

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT											
^t d(on)	Turn-on delay time					34	70												
^t d(off)	Turn-off delay time	V _{DD} = 25 V,	$R_L = 40 \Omega$, See Figure 2	t _{en} = 10 ns,		20	40	00											
t _r	Rise time	t _{dis} = 10 ns,				28	55	ns											
t _f	Fall time					15	30												
Qg	Total gate charge		L 0.005 A			6.6	8												
Qgs(th)	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3												I _D = 0.625 A,	VGS = 5 V,		0.5	0.6	nC
Q _{gd}	Gate-to-drain charge					2.6	3.2												
LD	Internal drain inductance					5													
LS	Internal source inductance					5		nH											
Rg	Internal gate resistance					0.25		Ω											

thermal resistance


	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7	49		°C/W	
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7	28			

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink. 5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.

6. Package mounted in intimate contact with infinite heatsink.

7. All outputs with equal power.


PARAMETER MEASUREMENT INFORMATION




[‡]The above waveform is representative of D1, D2, D3, and D4 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode







TEST CIRCUIT

NOTE A: CL includes probe and jig capacitance.







Figure 3. Gate-Charge Test Circuit and Voltage Waveform




SLIS045 - NOVEMBER 1994






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS045 – NOVEMBER 1994

TYPICAL CHARACTERISTICS






THERMAL INFORMATION



[†]Less than 2% duty cycle

[‡] Device mounted on FR4 printed-circuit board with no heatsink. § Device mounted in intimate contact with infinite heatsink.

Figure 15






POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLIS045 – NOVEMBER 1994

THERMAL INFORMATION



[†] Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ $t_W = pulse duration$

 t_{c} = cycle time d = duty cycle = t_{W}/t_{c}

Figure 17



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated