











TPD7S019

SLLSE33E - AUGUST 2010-REVISED DECEMBER 2016

TPD7S019 7-Channel Integrated ESD Solution for VGA Port with Integrated Level-Shifter and Matching Impedance

Features

- 7-Channel ESD Protection Includes ESD Protection, Level-Shifting, Buffering and Sync Impedance Matching
- Exceeds IEC61000-4-2 (Level 4) ESD Protection to Requirements on the External Pins
 - ±8-kV IEC 61000-4-2 Contact Discharge
- Very Low Loading Capacitance from ESD Protection Diodes on VIDEO Lines (2.5 pF)
- 5-V Drivers for HSYNC and VSYNC Lines
- Integrated Impedance Matching Resistors on Sync Lines
- Bidirectional Level-Shifting N-Channel FETs Provided for DDC_CLK and DDC_DATA Channels
- Flow-Through Single-In-Line Pin Mapping Ensures no Additional Board Layout Burden While Placing the ESD Protection Chip Near the Connector

2 Applications

- **End Equipment:**
 - Desktop and Notebook PCs
 - Set Top Boxes
 - TVs
- Interfaces:
 - VGA
 - DVI-I

3 Description

The TPD7S019 device is an integrated electrostatic discharge (ESD) circuit protection solution for VGA and DVI-I connectors. It integrates transient voltage suppression (TVS) protection diodes for VIDEO, DDC and SYNC signals and meets the IEC61000-4-2 standard for ±8-kV contact ESD protection. The TVS diodes only add low capacitances to help signals run at high-speed. It also provides level-shifting for the DDC signals saving external level-shifters. Two noninverting drivers on HSYNC and VSYNC convert TTL input levels to CMOS output levels and each buffer has a series termination resistor connected to the SYNC_OUT pin, eliminating the external termination resistors. Three supply lines control the power rails of the VIDEO, DDC and SYNC channels to facilitate interfacing with low voltage video controller ICs in mixed supply-voltage environments. The TPD7S019 comes with two package options. The 16-pin RSV is compact and space-saving. The 16-pin DBQ package and pinout are optimized for easy board layout.


This ESD protection product is a good solution to protect the VGA and DVI-I ports for desktop and laptop PCs, set top boxes, TVs and monitors.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDD70040	SSOP (16)	4.90 mm × 3.90 mm		
TPD7S019	UQFN (16)	2.60 mm × 1.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Schematic



Changes from Revision A (March 2012) to Revision B



Table of Contents


1	Features	1	7.4 Device Functional Modes	9
2	Applications	1 8	Application and Implementation	10
3	Description		8.1 Application Information	10
4	Revision History		8.2 Typical Application	10
5	Pin Configuration and Functions	_	Power Supply Recommendations	11
6	Specifications	40	Layout	12
·	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	12
	6.2 ESD Ratings		10.2 Layout Example	12
	6.3 Recommended Operating Conditions		Device and Documentation Support	13
	6.4 Thermal Information		11.1 Documentation Support	13
	6.5 Electrical Characteristics	. 5	11.2 Receiving Notification of Documentation Update	es 13
	6.6 Typical Characteristics	. 7	11.3 Community Resources	1 <mark>3</mark>
7	Detailed Description		11.4 Trademarks	
	7.1 Overview		11.5 Electrostatic Discharge Caution	13
	7.2 Functional Block Diagram		11.6 Glossary	13
	7.3 Feature Description	40	Mechanical, Packaging, and Orderable	13
	ges from Revision D (April 2016) to Revision E			Page
U	pdated Figure 6			10
han	ges from Revision C (November 2015) to Revisio	n D		Page
U	pdated the Functional Block Diagram			8
han	ges from Revision B (December 2012) to Revision	n C		Page
N	dded Pin Configuration and Functions section, ESD Inflodes, Application and Implementation section, Powernd Documentation Support section, and Mechanical,	er Supply Reco	mmendations section, Layout section, Device	1
NI	and from Original (Assessed 2010) (C. D. 111			n- ·
nan	ges from Original (August 2010) to Revision A			Page
R				


Submit Documentation Feedback Copyright © 2010–2016, Texa

Page



5 Pin Configuration and Functions





Pin Functions

PIN		TVDE	DESCRIPTION				
NAME	DBQ	RSV	TYPE	DESCRIPTION			
ВҮР	8	6	Power	Bypass pin. Using a 0.2-μF bypass capacitor increases the ESD robustness of the system			
DDC_IN1	10	8		DDC signal input. Connects to the VCA controller side of one of the sum lines			
DDC_IN2	11	9		DDC signal input. Connects to the VGA controller side of one of the sync lines			
DDC_OUT1	9	7	0	DDC simple where Connected to the wides connected side of one of the same lines			
DDC_OUT2	12	10	0	DDC signal output. Connects to the video connector side of one of the sync lines			
GND	6	4	_	Ground			
SYNC_IN1	13	11			Sync signal buffer input. Connects to the VGA controller side of one of the sync		
SYNC_IN2	15	13	1	lines			
SYNC_OUT1	14	12		Sync signal buffer output. Connects to the video connector side of one of the sync			
SYNC_OUT2	16	14	0	lines			
V _{CC_DDC}	7	5	Power	Isolated supply input for the DDC_1 and DDC_2 level-shifting N-FET gates			
V _{CC_SYNC}	1	15	Power	Isolated supply input for the SYNC_1 and SYNC_2 level-shifters and their associated ESD protection circuits			
V _{CC_VIDEO}	2	16	Power	Supply pin specifically for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD protection circuits			
VIDEO1	3	1					
VIDEO2	4	2	ESD	High-speed ESD clamp input			
VIDEO3	5	3					



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		·		MIN	MAX	UNIT
	V _{CC_VIDEO}			-0.5	6	
Supply voltage	V _{CC_DDC}			-0.5	6	V
	V _{CC_SYNC}			-0.5	6	
IO voltage	$V_{IO(VIDEO)}$	VIDEOx pins		-0.5	V_{CC_VIDEO}	V
Input voltage	V _{I(SYNC)}	SYNC pins		-0.5	V_{CC_SYNC}	V
Input voltage	$V_{I(DDC)}$	DDC_INx pins		-0.5	6	V
Output voltage	V _{O(DDC)}	DDC_INx pins		-0.5	6	V
Input clamp current	I _{IK}	SYNC_INx, DDC_INx, VIDEOx	V _I < 0	-50		mA
Output clamp current	I _{OK}	SYNC_OUTx, DDC_OUTx	V _O < 0	-50		mA
Continuos outros tournant		SYNC_OUTx		-24	24	mA
Continuous output current	10	DDC_INx to DDC_OUTx		-5	5	mA
Continuous current through	h supply pins	V _{CC_VIDEO} , V _{CC_SYNC} , V _{CC_D}	DDC	-50	50	mA
Storage temperature	T _{stg}			-55	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT	
TPD7S0	19 in RSV Package					
		Human-body model (HBM), per	All pins except 1, 2, 3, 4, 7, 10, 12, and 14	±2000		
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	Pins 1, 2, 3, 7, 10, 12, and 14	±15000		
V _(ESD)	Electrostatic discharge		Pin 4	±2000	V	
		Charged-device model (CDM), per JEI	±1000			
		IEC 61000-4-2 contact discharge	Pins 1, 2, 3, 7, 10, 12, and 14	±8000		
TPD7S0	19 in DBQ Package					
		Human-body model (HBM), per	All pins except 3, 4, 5, 6, 9, 12, 14, and 16	±2000	V	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	Pins 3, 4, 5, 9, 12, 14, and 16	±15000		
V _(ESD)	Electrostatic discharge		Pin 6	±2000		
		Charged-device model (CDM), per JEI	±1000			
		IEC 61000-4-2 contact discharge	±8000			

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	V _{CC_VIDEO}		0	5.5	
Supply voltage	V _{CC_DDC}		0	5.5	V
	V _{CC_SYNC}		0	5.5	
IO voltage	V _{IO(VIDEO)}	VIDEOx pins	0	V_{CC_VIDEO}	V
lanut valtaga	V _{I(SYNC)}	SYNC pins	0	V_{CC_SYNC}	V
Input voltage	V _{I(DDC)}	DDC_INx pins	0	5.5	V
Output voltage	V _{O(DDC)}	DDC_INx Pins	0	5.5	V
Operating temperature	T _A		-40	85	°C

6.4 Thermal Information

		TPD	7S019	
	THERMAL METRIC ⁽¹⁾	DBQ (SSOP)	RSV (UQFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.8	124.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67	52.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.3	53.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.9	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	57.9	53.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
I _{CC_VIDEO}	V _{CC_VIDEO} supply current	$V_{CC_VIDEO} = 5 \text{ V}$, VIDEO inputs at V_{CC_VIDEO} or GND			1	10	μΑ
I _{CC_DDC}	V _{CC_DDC} supply current	V _{CC_DDC} = 5 V			1	10	μΑ
I _{CC SYNC}	V _{CC SYNC} supply current	V _{CC SYNC} = 5 V	SYNC inputs at GND or V _{CC_SYNC} , SYNC outputs unloaded		1	50	μA
		33_33	SYNC inputs at 3 V; SYNC outputs unloaded			2	mA
I _{IO_VIDEO}	VIDEO input and output pins	V _{IO_VIDEO} = 3 V			0.01	1	μΑ
I _{OFF}	DDC pin power down leakage current	$V_{CC_DDC} \le 0.4 \text{ V}, V_{DDC_OUT} = 5 \text{ V}$	/		0.01	1	μA
V _D	Diode forward voltage for lower clamp of VIDEO, DDC, SYNC output pins	I _D = 8 mA, lower clamp diode		-0.6	-0.8	-0.95	V
R _{DYN_VIDEO}	Dynamic resistance (VIDEO pins)	I = 1 A			1		Ω
V _{IH}	High-level SYNC logic input voltage	V _{CC_SYNC} = 5 V		2			V
V _{IL}	Low-level SYNC logic input voltage	V _{CC_SYNC} = 5 V				0.6	V
V _{OH}	High-level SYNC logic output voltage	$I_{OH} = 0$ mA, $V_{CC_SYNC} = 5$ V		4.85			V
V _{OH}	High-level SYNC logic output voltage	$I_{OH} = -24 \text{ mA}, V_{CC_SYNC} = 5 \text{ V}$		2			V
V _{OL}	Low-level SYNC logic output voltage	I _{OL} = 0 mA, V _{CC_SYNC} = 5 V				0.15	V
V _{OL}	Low-level SYNC logic output voltage	$I_{OL} = 24 \text{ mA}, V_{CC_SYNC} = 5 \text{ V}$				0.8	V
R _T	SYNC driver output resistance	V _{CC_SYNC} = 5 V, SYNC inputs at	GND or 3 V		15		Ω
C _{IO_VIDEO}	IO capacitance of VIDEO pins	V _{IO} = 2.5 V, test frequency is 1	MHz		2.5	4	pF
t _{PLH}	SYNC driver L => H propagation delay	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V, input } t_R$	and t _F ≤ 5ns			12	ns
t _{PHL}	SYNC driver H => L propagation delay	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V, input } t_R$	and t _F ≤ 5ns			12	ns
t _R , t _F	SYNC driver output rise & fall times	$C_L = 50 \text{ pF}$; $V_{CC} = 5 \text{ V}$, input t_R	and t _F ≤ 5ns		4		ns




Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	0 1	0	,				
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BR}	VIDEO ESD diode break-	-down	I _{IO} = 1 mA	9			V



6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPD7S019 is an integrated protection solution for VGA or DVI-I ports by providing high-speed ESD protection, level-shifting and signal buffering. The TVS protection diodes for VIDEO signals, DDC signals and SYNC signals provide robust ESD clamping that meets the IEC61000-4-2 standard for ±8-kV contact stress. The signals run at high speed is minimally affected by the low capacitance added to each signal line. The integrated level-shifters for the DDC signals help save external ICs. Two buffers on the HSYNC and VSYNC signals convert TTL input level to CMOS output level, and it saves external components by integrating series termination resistors connected to the SYNC_OUT pin. The TPD7S019 takes in three signal rails to make the signals compatible with different voltages on VIDEO, DDC and SYNC. The two package options provide the latitude to choose between either small board area or easier layout and better signal integrity.

The end applications of this device include desktop and laptop PCs, set top boxes, TVs, and monitors.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

The TPD7S019 is an integrated protection solution for VGA and DVI-I ports. It has the low capacitance ESD TVS diodes for the VIDEO signals to ensure high speed data transmission. Level-shifting on the DDC lines translate signals on the cable to the level can be processed by downstream ICs. Buffers on the SYNC lines condition the signal levels and quality. The integrated termination resistors help reduce external devices. The TPD7S019 exceeds IEC61000-4-2 (Level 4) ESD standard of ±8-kV contact discharge, making the system robust against system level ESD. The two package options provide the freedom to choose between a compact package or a flow through package.



7.4 Device Functional Modes

DDC level translators and SYNC signal buffers are active and the ESD cells on all the lines are untriggered when the recommended operating conditions are met. The bidirectional voltage-level translators provide noninverting level-shifting from the system side to the connector side. Each connector side pin has an ESD clamp that triggers when voltages are above V_{BR} or below the lower diode's Vf. During ESD events, voltages as high as ± 8 -kV (contact ESD) can be directed to ground through the internal diode network. Once the voltages on the protected line fall below these trigger levels (usually within 10s of nano-seconds), these pins revert to a non-conductive state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

When a system contains a human interface connector, it becomes vulnerable to large system-level ESD strikes that standard ICs cannot survive. The TPD7S019 provides IEC61000-4-2 Level 4 Contact ESD rating to the VGA or DVI-I port. The integrated voltage level-shifting, buffering and termination reduce the board space needed to implement the control lines functions.

8.2 Typical Application




Figure 6. Typical Application Schematic with TPD7S019

8.2.1 Design Requirements

In this application, the TPD7S019 is used to protect the VGA port. Table 1 lists the system parameters.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Pull-up resistors on DDC lines	1.5 kΩ to 2 kΩ
Termination resistors on VIDEO lines	50 Ω to 75 Ω
VIDEO signals data rate	24 MHz to 388 MHz
Required IEC 61000-4-2 ESD Protection	±8-kV Contact



8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must make sure:

- Voltage range on the protected line must not exceed the reverse standoff voltage of the TVS diode(s) (V_{RWM})
- Operating frequency is supported by the I/O capacitance C_{IO} of the TVS diode
- IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode


For this application, the DDC signals switch between 0 V and 5 V (with resistor pulling it up to 5-V power supply). The VIDEO and SYNC signal levels are between 0 V and V_{CC_VIDEO} / V_{CC_SYNC} . All signals are not exceeding the recommended values and the ESD cells on these pins stay untriggered.

Depending on the resolution and the refresh rate of the display, the VIDEO (RGB) signals' bandwidth can be from 24 MHz to 388 MHz. The line capacitances from the ESD cells are 2.5 pF typical which is only takes up a small portion of the total capacitance budget for the maximum frequency in this range.

±8-kV Contact ESD provided by the TPD7S019 meets the ESD design goal of ±8 kV contact.

Put 1.5-k Ω to 2-k Ω pullup resistor on the DDC lines to be compliant with the I²C standard. Termination resistors on VIDEO lines are 50 Ω to 75 Ω to match the impedance on board trace.

8.2.3 Application Curves



9 Power Supply Recommendations

The TPD7S019 has three power supply pins: V_{CC_DDC} , V_{CC_SYNC} and V_{CC_VIDEO} . Depending on the system, the recommended voltage level of these three power supplies can be as high as 5.5 V.



10 Layout

10.1 Layout Guidelines

The optimum placement of this device is as close to the connector as possible. EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. Therefore, the PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.

Route the protected traces as straight as possible.

Avoid using VIAs between the connecter and an I/O protection pin on the TPD7S019.

Avoid 90° turns in traces since electric fields tend to build up on corners, increasing EMI coupling.

Minimize impedance on the path to GND for maximum ESD dissipation.

The capacitors on $V_{CC\ VIDEO}$, $V_{CC\ DDC}$ and $V_{CC\ SYNC}$ must be placed close to their respective pins.

The VIDEO lines internal protection circuits are the same and thus these pins are interchangeable for routing.

10.2 Layout Example




Figure 9. Simplified Layout with TPD7S019 (Only IO Lines are Shown)



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Reading and Understanding an ESD Protection Datasheet
- ESD Layout Guide

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD7S019-15DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PQ19-15	Samples
TPD7S019-15RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZUS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD7S019-15DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPD7S019-15RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPD7S019-15DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0	
TPD7S019-15RSVR	UQFN	RSV	16	3000	183.0	183.0	20.0	



SHRINK SMALL-OUTLINE PACKAGE




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated