TOSHIBA

TOSHIBA Field Effect Transistor with Built-in Schottky Barrier Diode

Silicon N-Channel MOS Type (U-MOS V -H)

TPC8A07-H

High Efficiency DC-DC Converter Applications


Notebook PC Applications

Portable-Equipment Applications

- Small footprint due to a small and thin package
- High-speed switching
- Small gate charge:
- $(Q1) Q_{SW} = 3.4 \text{ nC} (typ.)$ $(Q2) Q_{SW} = 3.6 \text{ nC} (typ.)$
- Low drain-source ON-resistance: (Q1) R_{DS} (ON) = 21 m Ω (typ.)
 - (Q2) $R_{DS}(ON) = 14 \text{ m}\Omega \text{ (typ.)}$
- Low leakage current:
- (Q1) $I_{DSS} = 10 \ \mu A \ (max) \ (V_{DS} = 30 \ V)$ (Q2) $I_{DSS} = 100 \mu A (max) (V_{DS} = 30 V)$
- Enhancement mode: (Q1) V_{th} = 1.5 to 2.5 V (V_{DS} = 10 V, I_D = 1.0 mA) (Q2) V_{th} = 1.3 to 2.3 V (V_{DS} = 10 V, (p = 1.0 mA)


Absolute Maximum Ratings (Ta = 25°C)

Cha	Symbol	(Q1)	ting (Q2)	Unit		
Drain-source vo	V _{DSS}	30	30	\checkmark		
Drain-gate volta	V _{DGR}	30	30 <	< <u>v</u>		
Gate-source vol	tage	V _{GSS}	±20	±20	X	
Drain current	D C (Note 1)	É	6.8	8.5	А	
Drain current	Pulse (Note 1)		27.2	34		
Drain power dissipation	Single-device operation (Note 3a)	PD (1)	1.5		$\langle \rangle$	
(t = 10 s) (Note 2a)	Single-device value at dual operation (Note 3b)	PD (2)			> W	
Drain power dissipation	Single-device operation (Note 3a)	PD (1)	0			
(t = 10 s)	Single-device value at dual operation (Note 3b)	P _{D 2)}	0.	45	W	
Single-pulse avalanche energy (Note 4)		EAS	60.1	94	mJ	
Avalanche current		IAR	6.8	8.5	А	
Repetitive avalanche energy (Note 2a, Note 3b, Note 5)		EAR	0.11	0.09	mJ	
Channel temperature		T _{ch}	150		°C	
Storage temperature range		∕⊤ _{stg}	–55 t	o 150	°C	



Weight: 0.085 g (typ.)

Circuit Configuration



Note: For Notes 1 to 5, refer to the next page.


Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating" Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

This transistor is an electrostatic-sensitive device. Handle with care.

Thermal Characteristics


Characteristic	Symbol	Max	Unit		
Thermal resistance, channel to ambient (t = 10 s) (Note 2a)	Single-device operation (Note 3a)	R _{th (ch-a) (1)}	83.3		
	Single-device value at dual operation (Note 3b)	R _{th (ch-a)} (2)	114	°C/W	
Thermal resistance, channel to ambient	Single-device operation (Note 3a)	R _{th (ch-a) (1)}	167		
(t = 10 s) (Note 2b)	Single-device value at dual operation (Note 3b)	R _{th (ch-a) (2)}	278		

Marking (Note 6)



Note 7: A line under a Lot No. identifies the indication of product Labels. [[G]]/RoHS COMPATIBLE or [[G]]/RoHS [[Pb]] Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. The RoHS is the Directive 2002/95/EC of the European Parliament and of the Council of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Note 1: Ensure that the channel temperature does not exceed 150°C.



Note 3:

- a) The power dissipation and thermal resistance values are shown for a single device (During single-device operation, power is only applied to one device.)
- b) The power dissipation and thermal resistance values are shown for a single device (During dual operation, power is evenly applied to both devices.)
- Note 4: (Q1) V_{DD} = 24 V, T_{Ch} = 25°C (Initial), L = 1.0 mH, R_G = 25 Ω , I_{AR} = 6.8 A (Q2) V_{DD} = 24 V, T_{Ch} = 25°C (Initial), L = 1.0 mH, R_G = 25 Ω , I_{AR} = 8.5 A
- Note 5: Repetitive rating: pulse width limited by maximum channel temperature
- Note 6: on the lower left of the marking indicates Pin 1.
 - * Weekly code: (three digits)



Week of manufacture _(01 for the first week of the year, continuing up to 52 or 53)

Year of manufacture (the last digit of the year)

Q1

Electrical Characteristics (Ta = 25°C)

Chara	cteristic	Symbol	Test Condition	Min	Тур.	Max	Unit	
Gate leakage current		IGSS	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	—	±100	nA	
Drain cutoff curr	rent	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V	X	_	10	μA	
Drain source br	eakdown voltage	V (BR) DSS	$I_D = 10 \text{ mA}, V_{GS} = 0 \text{ V}$	30	5		V	
	eakuown voltage	V (BR) DSX	$I_D = 10 \text{ mA}, V_{GS} = -20 \text{ V}$) 5) —		V	
Gate threshold	voltage	V _{th}	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1.0 \text{ mA}$	1.5	—	2.5	V	
Drain-source Of	N registeres	Pro (o) ii	V _{GS} = 4.5 V, I _D = 3.4 A	J	21	28	mΩ	
Dialii-Source Or	v-resistance	R _{DS (ON)}	V _{GS} = 10 V, I _D = 3.4 A		17	23	1115.2	
Forward transfe	r admittance	Y _{fs}	V _{DS} = 10 V, I _D = 3.4 A	11	22		S	
Input capacitant	ce	C _{iss}	$\mathcal{A}(\mathbb{N})$	_	830	1100		
Reverse transfe	r capacitance	C _{rss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	- (54	82	pF	
Output capacitance		C _{oss}		-((180			
Gate resistance		rg	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 5 \text{ MHz}$	K	$(1, \pi)$	2.6	Ω	
Turn-	Rise time	tr	10 V D ID = 3.4 A	1	2.2	_		
	Turn-on time	t _{on}			7.7		20	
Switching time Fall time		t _f	5 4 m 0 m 4 m 0 m V _{DD} ≈ 15 V	_	2.5		ns	
	Turn-off time	t _{off}	Duty \leq 1%, t _w = 10 µs		18			
Total gate charge			$V_{\text{DD}} \approx 24 \text{ V}, \text{ V}_{\text{GS}} = 10 \text{ V}, \text{ I}_{\text{D}} = 6.8 \text{ A}$	_	13	_		
(gate-source plus gate-drain)		Qg	$V_{DD} \approx 24 \text{ V}, \text{ V}_{GS} = 5 \text{ V}, \text{ ID} = 6.8 \text{ A}$	_	6.9			
Gate-source charge 1		Qgs1			2.9		nC	
Gate-drain ("Miller") charge		Qgd	$V_{DD} \approx 24 V, V_{GS} = 10 V, I_D = 6.8 A$	_	2.3			
Gate switch charge		Qsw		_	3.4	_		

Source-Drain Ratings and Characteristics (Ta = 25°C)

Characteristic		Symbol	Test Condition	Min	Тур.	Max	Unit
Drain reverse current	Pulse (Note 1)	UDRP	—	_	_	27.2	А
Forward voltage (diode)	ρ	VDSF	$I_{DR} = 6.8 \text{ A}, V_{GS} = 0 \text{ V}$		_	-1.2	V
$\langle \rangle$	$\langle \langle \langle \langle \rangle \rangle \rangle$	\bigcirc					

Q2

Electrical Characteristics (Ta = 25°C)


Characteristic		Symbol	Test Condition	Min	Тур.	Max	Unit	
Gate leakage current		I _{GSS}	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$		—	±100	nA	
Drain cutoff curr	rent	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V	K	—	10	μA	
Drain-source br	eakdown voltage	V (BR) DSS	$I_D = 10 \text{ mA}, \text{ V}_{GS} = 0 \text{ V}$	30			V	
Drain-source breakdown voltage		V (BR) DSX	$I_D = 10 \text{ mA}, V_{GS} = -20 \text{ V}$	75) —		V	
Gate threshold	voltage	V _{th}	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1.0 \text{ mA}$	1.3	—	2.3	V	
Drain-source Of	N registeres	Dee verv	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.3 \text{ A}$	Y	14	19		
	N-lesistance	R _{DS (ON)}	$V_{GS} = 10 \text{ V}$, $I_D = 4.3 \text{ A}$	<u>`</u>	11	15	mΩ	
Forward transfe	r admittance	Y _{fs}	V _{DS} = 10 V, I _D = 4.3 A	13	26	_	S	
Input capacitance	ce	C _{iss}			1100	1400		
Reverse transfe	er capacitance	C _{rss}	$V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz$	- 5	50	75	pF	
Output capacitance		C _{oss}		-((320			
Gate resistance		rg	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 5 \text{ MHz}$	K	(1,9)	2.9	Ω	
Turn-on	Rise time	tr			2.1			
	Turn-on time	t _{on}			7.8		20	
	Fall time	t _f		_	3.1		ns	
Turn-off time		t _{off}	Duty \leq 1%, t _w = 10 µs		22			
Total gate charge			$V_{\text{PD}} \approx 24 \text{ V}, \text{ V}_{\text{GS}} = 10 \text{ V}, \text{ I}_{\text{D}} = 8.5 \text{ A}$	_	16			
(gate-source plus gate-drain) (Note 7)		Qg	$V_{DD} \approx 24 \text{ V}, \text{ V}_{GS} = 5 \text{ V}, \text{ I}_{D} = 8.5 \text{ A}$	_	8.1	_		
Gate-source charge 1		(Qgs1)		_	3.4	_	nC	
Gate-drain ("Miller") charge		Qgd	$V_{DD} \approx 24 V, V_{GS} = 10 V, I_D = 8.5 A$	_	2.2	_		
Gate switch charge		QSW		_	3.6	_		

Source-Drain Ratings and Characteristics (Ta = 25°C)


Characteristic Symbol		Test Condition	Min	Тур.	Max	Unit
Peak forward current Pulse (Note	1) I _{EP}	—	_	_	34	А
Forward voltage (diode)	e) (() VDSF	$I_{DR} = 1 \text{ A}, V_{GS} = 0 \text{ V}$	_	- 0.4	- 0.6	V
		$I_{DR} = 8.5 \text{ A}, V_{GS} = 0 \text{ V}$			- 1.2	V

TOSHIBA


Q1




<u>TOSHIBA</u>




Q1



Q2 (Includes Schottky Barrier Diode)




Q2 (Includes Schottky Barrier Diode)




Q2 (Includes Schottky Barrier Diode)

TOSHIBA



TOSHIBA

Q2 (V_{GS}= 0V)



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics applications or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Productin compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

