

Features

- 16bit SAR ADC without zero latency
 Throughput speed: 600 KSPS
- Pseudo differential analog input
- 0V to VREF
- External VREF
 - 2.5V to VDD
- High linearity
 - INL:±1.5 LSB typical
 - DNL:±0.5 LSB typical
 - THD:-102dB at 1kHz
- High dynamic range and noise performance
 - SNR:89.9dB at 1kHz
 - Dynamic range:90dB at 1kHz
- Serial interface:
 - SPI compatible
- Daisy-chain is supported
- Package: MSOP10
- Wide operating temperature range:
 - -40°C to +125°C
- Package: MSOP10

Applications

- Data acquisitions
- Instruments
- Industry Measurement and Control
- Medical Equipment
- Automatic Test Equipment

Description

The TPC5161 is an 16-bit analog-to-digital converter (ADC). The device supports unipolar, pseudodifferential input, and input range is 0~VREF. The device operates with a 2.5 V to VDD external reference.

The device offers a SPI compatible interface, and supports daisy-chain operation for multiple devices application.

The devices also offers an optional busy indicator bit, which can be used to synchronize with the host.

Typical Application Circuit





Product Family Table

Order Number	Resolution	Input range	Throughput speed	Package	
TPC5161-VS2R	16	0~VREF	600K SPS	MSOP10	



Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	2
Revision History	4
Pin Configuration and Functions	5
Pin Functions	5
Specifications	6
Absolute Maximum Ratings	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	6
Electrical Characteristics	7
Timing Requirements ⁽¹⁾	9
Typical Performance Characteristics1	11
Detailed Description 1	2
Overview1	2
Functional Block Diagram 1	2
Feature Description 1	2
Tape and Reel Information 2	20
Package Outline Dimensions 2	21
MSOP10	21
Order Information 2	22
IMPORTANT NOTICE AND DISCLAIMER	23



Revision History

Date	Revision	Notes
2022-05-23	Rev.Pre.0	Pre-Release Version
2023-01-17	Rev.Pre.1	Updated diagram and EC table
2023-04-19	Rev.Pre.2	Updated EC table and timing spec
2023-08-26	Rev.A.0	Initial Released



Pin Configuration and Functions



Pin Functions

Р	in	1/0	Description	
No.	Name	1/0	Description	
1	REF	I	Reference voltage.	
2	VDD	0	Power supply.	
3	IN+	0	Positive analog Input.	
4	IN-	I	Negative analog Input.	
5	GND	_	Power Ground.	
6	CNV		Conversion input. It initiates the conversions of the device, and selects the interface mode together with SDI. 1. Chain mode: SDI is low during CNV rising edge	
			2. $\overline{\text{CS}}$ mode: SDI is high during CNV rising edge.	
7	SDO		Serial Data output.	
8	SCK		Serial Data clock.	
9	SDI		Serial Data input. It selects the serial mode together with CNV.	
10	VIO		Digital interface power.	



Specifications

Absolute Maximum Ratings

	Parameter	Min	Max	Unit
Analog Voltage	IN+, IN- to GND	-0.3	VDD + 0.3	V
	VREF to GND	-0.3	VDD + 0.3	V
Disital Valtaria	Digital inputs to GND	-0.3	VIO + 0.3	V
Digital Voltage	Digital outputs to GND	-0.3	VIO + 0.3	V
	VDD to GND	-0.3	6	V
Supply voltage	VIO to GND	-0.3	VDD+0.3	V
TJ	Maximum Junction Temperature	-40	150	°C
T _A	Operating Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T∟	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Тур	Max	Unit
VDD		4.5	5	5.5	V
REF		2.5	5	VDD	V
VIO		1.71	3.3	VDD	V

Thermal Information

Package Type	θ _{JA}	θ」ϲ	Unit
MSOP10	125	48	°C/W



Electrical Characteristics

All test conditions: VDD = 5 V, VIO = 1.71 V to 5 V, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
AC ACCURACY							
01/5	6 4111	REF=5V	87	89.9		dB	
SNR	tin=1KHZ	REF=3V		85.5		dB	
	fin 41-11-	REF=5V		89		dB	
SINAD	TIN=TKHZ	REF=3V		84.5		dB	
Dumania manan	fin 41-11-	REF=5V		90		dB	
Dynamic range	TIN=TKHZ	REF=3V		86		dB	
THD	fin=1kHz	REF=5V		-102		dB	
SFDR	fin=1kHz	REF=5V		-104		dB	
DC ACCURACY							
Resolution	NO missing code		16			Bits	
	REF=5V		-0.99	±0.5	1.1		
DNL	REF=3V			±0.5		LSB	
INL	REF=5V		-2.5	±1.5	2.5		
	REF=3V			±1.5		LSB	
Transition noise	REF=5V			0.6			
	REF=3V			1		LSB	
Gain Error			-15	±10	15	LSB	
Gain Error Drift				±0.35		ppm/°C	
Zero Code Error			-0.5	±0.08	0.5	mV	
Zero Code Error Drift				±0.35		ppm/°C	
Power supply sensitivity	AVDD +/-5%			±3		LSB	
ANALOG INPUT							
Voltage Range	IN+ - IN-		0		VREF	V	
Operating Input	IN+		-0.1		VREF+0.1	V	
Voltage	IN-		-0.1		0.1	V	
Analog Input CMRR				60		dB	
Leakage Current at 25°C				1		nA	
Input capacitance				33		pF	
THROUGHPUT	•						
conversion rate	VIO ≥ 2.3 V up to above 85°0	o 85°C, VIO ≥3.3 V C up to 125°C		0.6		MHz	



	VIO ≥ 1.71 V, 12	VIO ≤ 3.3 V up to 25°C		0.6		MHz
Acquisition Time				860		ns
Conversion time				780		ns
Transient Response				860		ns
REFERENCE						
REFERENCE Voltage Range ⁽¹⁾			2.5		VDD	V
REFERENCE Load Current	600kSPS, REF=5V			130		uA
SAMPLING DYNAMIC	S					
-3dB BW				20		MHz
Aperture Delay			4			ns
DIGITAL INPUT						
VIH	VIO>3V		0.7*VIO			V
VIL	VIO>3V				0.3*VIO	V
VIH	VIO<=3V		0.7*VIO			V
VIL	VIO<=3V				0.3*VIO	V
IIH	input current		-1		1	uA
IIL	input current		-1		1	uA
DIGITAL OUTPUT						
Data Format			Ser	ial 16bit straight	binary	
Pipeline Delay			Conversior after	n results available r completed conv	e immediately version	
VOH	output logic high voltage	current source=500uA	VIO-0.2			V
VOL	output logic low voltage	current sink=500uA			0.2	V
POWER SUPPLY						
VDD			4.5		5.5	V
VIO			1.8		VDD	V
Standby Current				3200		uA
	operating	fs=1kHz		3.3		mA
VDD current (I _{VDD})	operating	fs=600kHz		4.8		mA

(1) Parameters are provided by lab bench test and design simulation



Timing Requirements (1)

All test conditions: VDD = 5 V, VIO = 1.71 V to 5 V, $T_A = -40^{\circ}$ C to $+125^{\circ}$ C, Cload=20pF, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit
Conversion Time: CNV Rising Edge to Data			0.4.0	0.50	
Available	t CONV	112	812	853	ns
Acquisition Time	tacq	813			ns
Time Between Conversions	tcyc	1666			ns
CNV Pulse Width (CS Mode)	tсиvн	9			ns
SCK Period (CS Mode)	tscк				
VIO Above 4.5 V		16			ns
VIO Above 3.3 V		17			ns
VIO Above 1.7 V		25			ns
SCK Period (Chain Mode)	tscк				
VIO Above 4.5 V		16			ns
VIO Above 3.3 V		17			ns
VIO Above 1.7 V		25			ns
SCK Low Time	tscĸ∟	5			ns
SCK High Time	tscкн	5			ns
SCK Falling Edge to Data Remains Valid	thsdo	3.5			ns
SCK Falling Edge to Data Valid Delay	tosdo				
VIO Above 4.5 V				14	ns
VIO Above 3.3 V				15	ns
VIO Above 1.7 V				23	ns
CNV or SDI Low to SDO D15 MSB Valid (CS					
Mode)	ten				
VIO Above 4.5 V				12	ns
VIO Above 3.3 V				13	ns
VIO Above 1.7 V				21	ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)	tois			10	ns
SDI Valid Setup Time from CNV Rising Edge	tssdicnv	8			ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)	t HSDICNV	0			ns
SDI Valid Hold Time from CNV Rising Edge (Chain Mode)	thsdicnv	0			ns



SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	tssckcnv	8		ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	tнscкcnv	0.5		ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	tssdisck	0		ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	thsdisck	0.5		ns
SDI High to SDO High (Chain Mode with Busy Indicator)	tosoosdi		9	ns

(1) Parameters are provided by lab bench test and design simulation.



Typical Performance Characteristics

All test conditions: VDD = 5 V, T_A = +25°C, unless otherwise noted.





Detailed Description

Overview

TPC5161 is a 16-bit successive approximation register (SAR) ADC. The device is capable to convert analog input into digital output without latency or pipeline delay, so it is ideal for multiple channel applications.

When a conversion is initiated, the analog input is sampled on internal capacitor, and then converted based on charge redistribution with internal clock. During conversion, the input is disconnected from internal capacitor. After conversion, the device reconnects the sampling capacitors to input pins, and enters acquisition phase.

Functional Block Diagram

Feature Description

Analog Input

Following is the equivalent input sampling circuit. The sampling switch is represented by a resistance in series with the ideal switch. The electrostatic discharge (ESD) protection diodes from both analog inputs are also shown in the Figure.



Figure 1. Equivalent input sampling circuit

Reference

The device operates with an external reference voltage. During the conversion process, internal capacitors are switched onto the reference terminal, and the dynamic charge is required. The switching frequency is proportional to the internal conversion clock frequency. A reference driver circuit is required to support the dynamic charge so that the noise and linearity performance of the device is not degraded.

ADC Transfer Function

The device is a unipolar, pseudo-differential input device, and the output is in straight binary format. The full-scale range for the ADC input (INP – INN) is equal to the reference input voltage to the ADC (VREF). The transfer equation is shown in following table:

Description	Analog Input	Digital output Code (Hex)
Full scale range	VREF	-
Least Significant Bit (LSB)	VREF/65536	-
Positive full scale	VREF – 1 LSB	FFFF
Midscale	VREF/2	8000
Midscale – 1 LSB	VREF/2 – 1LSB	7FFF
Negative full scale	0 V	0000



Device function modes

The device offers $\overline{\text{CS}}$ mode and Daisy-chain mode for interfacing with the host.

The mode in which the device operates depends on the SDI level when the CNV rising edge occurs. The device operates in \overline{CS} mode if SDI is high at the CNV rising edge. If SDI is low at the CNV rising edge, or if SDI and CNV are connected together, the device operates in daisy-chain mode.

In \overline{CS} mode, the device is compatible with SPI hosts. This interface can use a 3-wire or 4-wire interface. The 3-wire interface using the CNV, SCK, and SDO signals, and minimizes the wiring connections, and is useful for isolation applications. The 4-wire interface using the SDI, CNV, SCK, and SDO signals, allows the user to sample the analog input independent of the serial interface timing, and is useful to control an individual device while having multiple similar devices on board.

In daisy-chain mode, multiple devices can be cascaded on a single data line similar to a shift register. This mode is useful to reduce component count and signal traces on the board.

In both modes, the device can either operate with or without a busy indicator, where the busy indicator is a bit preceding the output data bits that can be used to interrupt the digital host and trigger the data transfer.

$\overline{\text{CS}}$ mode

The device operates in \overline{CS} mode if SDI is high at the CNV rising edge. There are four different interface options available in this mode: 3-wire \overline{CS} mode without a busy indicator, 3-wire \overline{CS} mode with a busy indicator, 4-wire \overline{CS} mode without a busy indicator, and 4-wire \overline{CS} mode with a busy indicator.

3-wire \overline{CS} mode without busy indicator

This mode is useful when a single ADC is connected to an SPI-compatible digital host.

In this mode, SDI can be connected to VIO. A CNV rising edge samples the input signal, causes the device to enter a conversion phase, and SDO is forced to 3-state. Conversion is done with internal clock and continues regardless of the state of CNV. So CNV can be pulled low then to select other devices on the board.

However, CNV must return and hold high before the conversion time elapses. A high level on CNV at the end of the conversion ensures the device does not generate a busy indicator.



Figure 2. Connection Diagram: 3-Wire CS Mode Without Busy Indicator





Figure 3. Timing Diagram: 3-Wire $\overline{\text{CS}}$ Mode Without Busy Indicator

On the CNV falling edge, SDO comes out of 3-state and the device outputs the MSB of the data at first, and then low data bits on subsequent SCK falling edges.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 16th SCK falling edge or when CNV goes high, whichever occurs first.

3-wire \overline{CS} mode with a busy indicator

This mode is useful when a single ADC is connected to an SPI-compatible digital host and an interrupt-driven data transfer is required.

In this mode, SDI can be connected to VIO. A CNV rising edge samples the input signal, causes the device to enter a conversion phase, and SDO is forced to 3-state.

Conversion is done with internal clock and continues regardless of the state of CNV. So CNV can be pulled low then to select other devices on the board.

A pull-up resistor on SDO pin ensures that \overline{IRQ} pin of digital host is held high when SDO is in 3-state. However, CNV must be pulled low before conversion time elapses. A low level of CNV at the end of conversion ensures the device generates a busy indicator.



Figure 4. Connection Diagram: 3-Wire $\overline{\text{CS}}$ Mode With a Busy Indicator







When the conversion is complete, the device enters an acquisition state. SDO comes out of 3-state, and outputs a busy indicator bit (low level). This feature provides a high-to-low transition on the \overline{IRQ} pin of the digital host.

Then the data bits are clocked out on the subsequent SCLK falling edges, MSB first.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 17th SCK falling edge or when CNV goes high, whichever occurs first.

4-wire $\overline{\text{CS}}$ mode without busy indicator

This mode is useful when one or more ADCs are connected to an SPI-compatible digital host. Following is the connection diagram of two ADCs.

In this mode, SDI is controlled by the digital host and functions as \overline{CS} .



Figure 6. Connection Diagram: Two ADCs with 4-Wire $\overline{\text{CS}}$ Mode Without Busy Indicator



Figure 7. Timing Diagram: Two ADCs with 4-Wire CS Mode Without Busy Indicator



When SDI is high, a CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state.

In this mode, CNV must be held high from the start of the conversion until all data bits are read.

Conversion is done with the internal clock regardless of the state of SDI. So SDI (functioning as \overline{CS}) can be pulled low to select other devices on the board.

However, SDI must return and hold high before the conversion time elapse. A high level on SDI at the end of the conversion ensures the device does not generate a busy indicator.

On the SDI falling edge, SDO comes out of 3-state and the device outputs the MSB of the data at first, and then low data bits on subsequent SCK falling edges.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 16th SCK falling edge or when SDI goes high, whichever occurs first. When multiple devices are connected together on the same data bus, the SDI of the second device (functioning as \overline{CS} for the second device) can go low after the first device data are read, and the SDO of the first device is in 3-state.

Care must be taken so that CNV and SDO of the devices are not low together during the read cycle.

4-wire $\overline{\text{CS}}$ mode with a busy indicator

This mode is most useful when a single ADC is connected to a digital host and an interrupt-driven data transfer is desired.

In this mode, SDI is controlled by the digital host and functions as \overline{CS} .

A pull-up resistor on SDO pin ensures that \overline{IRQ} pin of digital host is held high when SDO is in 3-state. When SDI is high, a CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state.

In this mode, CNV must be held high from the start of the conversion until all data bits are read.

Conversion is done with the internal clock regardless of the state of SDI. So SDI (functioning as \overline{CS}) can be pulled low to select other devices on the board.

However, CNV must be pulled low before conversion time elapses. A low level of CNV at the end of conversion ensures the device generates a busy indicator.



Figure 8. Connection Diagram: 4-Wire CS Mode With a Busy Indicator





Figure 9. Timing Diagram: 4-Wire CS Mode With a Busy Indicator

When the conversion is complete, the device enters an acquisition state. SDO comes out of 3-state, and outputs a busy indicator bit (low level). This feature provides a high-to-low transition on the \overline{IRQ} pin of the digital host.

Then the data bits are clocked out on the subsequent SCLK falling edges, MSB first.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 17th SCK falling edge or when SDI goes high, whichever occurs first. Care must be taken so that CNV and SDO of the devices are not low together during the read cycle.

Daisy-Chain mode

Daisy-chain mode is selected if SDI is low at CNV rising edge or if SDI and CNV are connected together.

Daisy-Chain Mode Without Busy Indicator

This mode is useful in applications where the digital host has limited interfacing capability with multiple ADCs. In this mode, the CNV pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. The SCK pins are also connected together and controlled by a single pin of the digital host.



Figure 10. Connection Diagram: Daisy-Chain Mode Without Busy Indicator







The SDO pin is driven low when SDI and CNV are both low.

A CNV rising edge with SDI low selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase.

In this mode, CNV must remain high from the start of the conversion until all data bits are read. When started, the conversion continues with internal clock, regardless of the state of SCK.

However, SCK must be low at the CNV rising edge so that the device does not generate a busy indicator at the end of the conversion.

At the end of conversion, every ADC in the chain outputs the MSB bit of the conversion result on its own SDO pin. The internal shift register of each ADC latches the data available on its SDI pin and shifts out the next bit of data on its SDO pin on every subsequent SCK falling edge.

Therefore, the digital host receives the data of ADC N at first (MSB first), followed by the data of ADC N–1, and so on. A total of $16 \times N$ SCK falling edges are required to capture the outputs of all N devices in the chain. The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

Daisy-Chain Mode With a Busy Indicator

This mode is useful in applications where the digital host has limited interfacing capability with multiple ADCs, and an interrupt-driven data transfer is desired.

In this mode, the CNV pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. The SCK pins are also connected together and controlled by a single pin of the digital host.









Figure 13. Timing Diagram: Daisy-Chain Mode With a Busy Indicator

The SDO pin is driven low when SDI and CNV are both low.

A CNV rising edge with SDI low selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase.

In this mode, CNV must remain high from the start of the conversion until all data bits are read. When started, the conversion continues with internal clock, regardless of the state of SCK.

However, SCK must be high at the CNV rising edge so that the device generates a busy indicator at the end of the conversion.

At the end of conversion, every ADC in the chain forces its SDO pin high, providing a low-to-high transition on the \overline{IRQ} pin of the digital host. The internal shift register of each ADC latches the data available on its SDI pin and shifts out the next bit of data on its SDO pin on every subsequent SCK falling edge. Therefore, the digital host receives the interrupt signal followed by the data of ADC N (MSB first), and then the data of

ADC N–1, and so on. A total of $(16 \times N) + 1$ SCK falling edges are required to capture the outputs of all N devices in the chain. The busy indicator bits of ADC 1 to ADC N–1 do not propagate to the next device in the chain.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and SCK falling edge allows a faster reading rate if there is an acceptable hold time.

Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPC5161-VS2R	MSOP10	330	17.6	5.2	3.3	1.5	8	12	Q1



Package Outline Dimensions

MSOP10









Symbol	Dim In Mi	ensions Ilimeters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
А	0.800	1.100	0.031	0.043	
A1	0.050	0.150	0.002	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.180	0.280	0.007	0.011	
с	0.090	0.230	0.004	0.009	
D	2.900	3.100	0.114	0.122	
E	4.700	5.100	0.185	0.201	
E1	2.900	3.100	0.114	0.122	
е	0.50	0 BSC	0.020 BSC		
L	0.400	0.800	0.016	0.031	
θ	0	8°	0	8°	

NOTES

- 1. Do not include mold flash or protrusion.
- 2. This drawing is subject to change without notice.



Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPC5161-VS2R	−40 to 125°C	MSOP10	5161	MSL1	Tape and Reel, 3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2023. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.