

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Features

- Maximum Voltage Input 28V
- Wide Operation Voltage Range from 4V to 24V
- Low Current Consumption
  - Normal Mode 4 $\mu$ A at +25°C
  - Shutdown Mode 0.4 $\mu$ A at +25°C
- High Accuracy Voltage Detection Circuit for each cell
  - Programmable Overcharge Threshold Voltage from 4.1V to 4.8V in 50mV step
  - Overcharge Threshold Accuracy  $\pm 20$ mV (+25°C)
  - Overcharge Threshold Accuracy  $\pm 25$ mV (-10°C to +60°C)
  - Overcharge Hysteresis Voltage -380mV
- Internal Delay Timer for Overcharge
  - Selectable Overcharge Detection Delay Time 2s, 4s, 6s, and 8s
  - Selectable Delay Time for Shutdown 2s, 4s, 6s, and 8s
- High CO Pull Up Voltage
  - Selectable CMOS Active High or Low output
- Test Mode to Shorten Mass Production Time
- Integrated Linear Regulator
  - Selectable LDO Output 3.0V, and 3.3V
  - LDO output Cut off Voltage 2.5V
  - Output Current 2mA
  - Short Circuit Protector

### Applications

- Notebook
- Portable Equipment

### Description


The TPB7462 series is a secondary overcharge hardware protector for 2s, 3s, or 4s lithium-ion battery packs

TPB7462 series provides high accuracy overcharge threshold to avoid the safety risk from battery pack. It also provides the CTL pin to directly control output or connect PTC (Positive Temperature Coefficient) resistor to monitor overtemperature of battery pack.

The TPB7462 integrates a LDO for powering external circuit with extremely low leakage current.

TPB7462 is available in WDFN2x2-8 package. Its operation temperature range is from -40°C to +85°C.

### Typical Application Circuit



## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Product Name Rule

TPB7462   **X**   **X**   **X**   -   DFGR

Function Selection

	CTL Function at Shutdown	Timer Reset Delay Function	COUT	VOUT
A	Disable	Disable	Active High	3.0V
B	Enable	Disable	Active High	3.0V
C	Disable	Enable	Active High	3.0V
D	Enable	Enable	Active High	3.0V
E	Disable	Disable	Active High	3.3V
F	Enable	Disable	Active High	3.3V
G	Disable	Enable	Active High	3.3V
H	Enable	Enable	Active High	3.3V

Delay Time Selection


	Overvoltage Delay Time	Shutdown Delay Time
A	2s	2s
B	2s	4s
C	2s	6s
D	2s	8s
E	4s	2s
F	4s	4s
G	4s	6s
H	4s	8s
I	6s	2s
J	6s	4s
K	6s	6s
L	6s	8s
M	8s	2s
N	8s	4s
O	8s	6s
P	8s	8s

Overvoltage Threshold Selection

	Overvoltage Threshold
A	4.800V
B	4.750V
C	4.700V
D	4.650V
E	4.600V
F	4.550V
G	4.500V
H	4.450V
I	4.400V
J	4.350V
K	4.300V
L	4.250V

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Table of Contents

<b>Features .....</b>	<b>1</b>
<b>Applications .....</b>	<b>1</b>
<b>Description .....</b>	<b>1</b>
<b>Typical Application Circuit.....</b>	<b>1</b>
 .....	<b>1</b>
<b>Product Name Rule.....</b>	<b>2</b>
<b>Revision History .....</b>	<b>4</b>
<b>Pin Configuration and Functions .....</b>	<b>5</b>
Pin Functions.....	5
<b>Specifications .....</b>	<b>6</b>
Absolute Maximum Ratings.....	6
ESD, Electrostatic Discharge Protection .....	6
Thermal Information .....	6
Electrical Characteristics .....	7
Typical Performance Characteristics.....	9
<b>Detailed Description .....</b>	<b>10</b>
Overview.....	10
Feature Description .....	10
<b>Application and Implementation .....</b>	<b>12</b>
Application Information.....	12
Typical Application .....	12
<b>Layout .....</b>	<b>12</b>
Layout Guideline.....	12
<b>Tape and Reel Information.....</b>	<b>13</b>
<b>Package Outline Dimensions .....</b>	<b>14</b>
DFN2X2-8.....	14
<b>Order Information .....</b>	<b>15</b>
<b>IMPORTANT NOTICE AND DISCLAIMER.....</b>	<b>16</b>


## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Revision History

Date	Revision	Notes
2022-04-06	Rev.A.0	First Release Version
2022-05-23	Rev.A.1	Update I <sub>SD</sub> test condition

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Pin Configuration and Functions



### Pin Functions

Pin		I/O	Description
No.	Name		
1	VDD	I	Power Supply. Connect a 0.1 $\mu$ F capacitor to ground.
2	VC1	I	Voltage Sense Input of Positive Terminator of 1 <sup>st</sup> Cell.
3	VC2	I	Voltage Sense Input of Positive Terminator of 2 <sup>nd</sup> Cell and Negative Terminator of 1 <sup>st</sup> Cell.
4	VC3	I	Voltage Sense Input of Positive Terminator of 3 <sup>rd</sup> Cell and Negative Terminator of 2 <sup>nd</sup> Cell.
5	VC4	I	Voltage Sense Input of Positive Terminator of 4 <sup>th</sup> Cell and Negative Terminator of 3 <sup>rd</sup> Cell.
6	VOUT	O	Voltage Regulator Output.
7	CTL	I	Control Pin for COUT.
8	COUT	O	FET Control. CMOS Output Active High or Active Low, NCH Open Drain Active High
9	Exposed Pad		Ground and Voltage Sense Input of Negative Terminator of 4 <sup>th</sup> Cell.

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Specifications

#### Absolute Maximum Ratings

Parameter		Min	Max	Unit
Supply Voltage	VDD to VSS	-0.3	28	V
Sense Input Voltage	VDD to VC1	-0.3	6.5	V
	VCn+1 to VCn, n=1,2,3	-0.3	6.5	V
	VC4 to VSS	-0.3	6.5	V
VCO	COU Output Voltage to VSS	-0.3	6.5	V
VOU	VOU Output Voltage to VSS	-0.3	6.5	V
VCTL	CTL Pin Input Voltage	-0.3	28	V
T <sub>J</sub>	Maximum Junction Temperature		150	°C
T <sub>A</sub>	Operating Temperature Range	-45	85	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C
T <sub>L</sub>	Lead Temperature (Soldering 10 sec)		300	°C

**Note:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(1) This data was taken with the JEDEC low effective thermal conductivity test board.

(2) This data was taken with the JEDEC standard multilayer test boards.

#### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### Thermal Information

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
WDFN2X2-8	TBD	TBD	°C/W

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Electrical Characteristics

All test condition is  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Overcharge and Shutdown Threshold						
V <sub>OTA</sub>	Overcharge threshold accuracy	TA = 25°C	-20		20	mV
		TA = -20°C to 60°C	-25		25	mV
		TA = -40°C to 85°C	-35		35	mV
V <sub>HYS</sub>	Overcharge Hysteresis Voltage			-0.38		V
V <sub>SD</sub>	Shutdown Voltage Threshold	TA = 25°C	2.35	2.50	2.65	V
		TA = -40°C to 85°C	2.30		2.70	V
V <sub>SDR</sub>	Shutdown Release Voltage	TA = 25°C	2.65	2.80	3.00	V
V <sub>TM</sub>	Test Mode Transition Threshold				4	V
Input Voltage and Current						
V <sub>DD</sub>	Operation Voltage		4		24	V
I <sub>DD</sub>	Supply Current at Normal Mode	VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 3.8V, n = 1 to 3			4	μA
I <sub>SD</sub>	Supply Current at Shutdown Mode	VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 2V, n = 1 to 3			0.4	μA
I <sub>VCn</sub>	Input Current of VCn Pin, n = 2 to 4	VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 3.8V, n = 1 to 3			0.3	μA
	Input Current of VC1 Pin, n = 1				2	μA
I <sub>CTL</sub>	Input Current of CTL	VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 4.0V, n = 1 to 3, V <sub>CTL</sub> = 16V	1.2	1.6	2.4	μA
		VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 2.0V, n = 1 to 3, V <sub>CTL</sub> = 8V, CTL Enable at Shutdown	0.6	0.8	1.2	μA
		VDD = VC1, VC4-VSS = V <sub>Cn</sub> - V <sub>Cn+1</sub> = 3.8V, n = 1 to 3, V <sub>CTL</sub> = 8V, CTL Disable at Shutdown	0.35		0.35	μA
Delay Time						
t <sub>OV</sub>	Overcharge Delay Time		t <sub>OV</sub> x0.8	t <sub>OV</sub>	t <sub>OV</sub> x1.2	
t <sub>OVR</sub>	Overcharge Release Time		12.8	16	19.2	ms
t <sub>SD</sub>	Shutdown Delay Time		t <sub>SD</sub> x0.8	t <sub>SD</sub>	t <sub>SD</sub> x1.2	
t <sub>TR</sub>	Overcharge Delay Timer Reset Delay Time			0.38		ms
t <sub>OVF</sub>	Overcharge Delay Time in Test Mode		$\frac{0.8}{128} \times t_{OV}$	$\frac{1}{128} \times t_{OV}$	$\frac{1.2}{128} \times t_{OV}$	
t <sub>tst</sub>	Transition Time to Test Mode				40	ms
t <sub>CTL</sub>	CTL Pin Response Time				3	ms

**\*Note: (1)** 100% tested at  $T_A = 25^{\circ}\text{C}$ .

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Electrical Characteristics (Continued)

All test condition is  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>COUT Output Voltage</b>						
$V_{COL}$	COUT Pin ON Voltage	$I_{OL} = 50\mu\text{A}$ , $V_{DD} = V_{C1}$ , $V_{C4}-V_{SS} = V_{Cn}-V_{Cn+1} =$ $V_{OV} - 0.1\text{V}$ , $n = 1$ to $3$		0.08	0.5	V
$V_{COH1}$	COUT Pin ON Voltage 1	$I_{OH} = -1\mu\text{A}$ , $V_{DD} = V_{C1}$ , $V_{C4}-V_{SS} = V_{Cn}-V_{Cn+1} =$ $4.7\text{V}$ , $n = 1$ to $3$	4.0	4.7	5.4	V
$V_{COH2}$	COUT Pin ON Voltage 2	$I_{OH} = -1\text{mA}$ , $V_{DD} = V_{C1}$ , $V_{C4}-V_{SS} = V_{Cn}-V_{Cn+1} =$ $4.7\text{V}$ , $n = 1$ to $3$	$V_{COH1}-$ $0.5\text{V}$	$V_{COH1}-$ $0.1\text{V}$		V
<b>Voltage Regulator Output</b>						
$V_{OUT}$	VR Output Voltage	$V_{DD} = 5.1\text{V}$ to $25\text{V}$ . $I_{OUT} =$ $10\mu\text{A}$	2.94	3.0	3.06	V
$I_{OUT}$	VR Output Current	$V_{DD} = 5.1\text{V}$ to $25\text{V}$			2	mA
<b>CTL Input Voltage</b>						
$V_{IH}$	CTL Pin Input Voltage, High		$V_{DD}-0.$ $8$			V
$V_{IL}$	CTL Pin Input Voltage, Low				$V_{DD}-2.$ $0$	V

**\*Note: (1)** 100% tested at  $T_A = 25^{\circ}\text{C}$ .



## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Typical Performance Characteristics

All test condition: TA = +25°C, unless otherwise noted.




Figure 1 Overvoltage Threshold (4.5V) vs Temperature




Figure 2 Shutdown Voltage Threshold  $V_{SD}$  vs Temperature




Figure 3 IDD Current vs Temperature at VDD=3.8V




Figure 4 IVCn vs Temperature

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Detailed Description

#### Overview

The TPB7462 series is a secondary overcharge hardware protector for 2s, 3s, or 4s lithium-ion battery packs. It provides high accuracy overcharge threshold to avoid the safety risk from battery pack. It also provides the CTL pin to directly control output or connect PTC (Positive Temperature Coefficient) resistor to monitor overtemperature of battery pack.

The TPB7462 integrates a LDO for powering external circuit with extremely low leakage current.

### Feature Description

#### Overcharge Detection

The TPB7462 monitors VC1 to VC2, VC2 to VC3, VC3 to VC4, and VC4 to VSS voltage for over voltage protection. When the voltage of any cell exceeds  $V_{OT}$  during charging and lasts for equal to or longer than overcharge delay time ( $t_{OV}$ ), COUT pin turns to H. This is called overcharge protection mode. COUT pin drives the connecting FET to provide charge control and a second protection.

Once all the cell voltages are lower than  $V_{OT} + V_{HYS}$  and last for overcharge release time ( $t_{OVR}$ ), the overcharge is released, COUT pin turns to L, the TPB7462 enters normal state.

#### Overcharge Timer Reset

When an overcharge release noise that forces all the cell voltages temporarily below the overcharge detection voltage ( $V_{OT}$ ) during the overcharge delay time ( $t_{OV}$ ) counting period, the overcharge delay time will be continuously counted if the period of overcharge release noise is shorter than the overcharge delay timer reset time ( $t_{TR}$ ). Otherwise, counting of  $t_{OV}$  will be reset if the period of overcharge release noise is equal to or longer than  $t_{TR}$ . After that, when  $V_{OT}$  has been exceeded, counting  $t_{OV}$  resumes. Disabling of overcharge timer reset function is user selectable.

#### Shutdown Detection

The TPB7462 monitors VC1 to VC2, VC2 to VC3, VC3 to VC4, and VC4 to VSS voltage for shutdown protection. When all the cell voltages are less than the  $V_{SD}$  during discharging and last for equal to or longer than shutdown delay time ( $t_{SD}$ ), VOUT pin turns to L. Once the voltage of any cell exceeds  $V_{SDR}$ , TPB7462 enters normal mode and VOUT pin becomes to H.

#### CTL Function

The TPB7462 has a CTL pin to control the output of the COUT.

Table 1. Control via CTL Pin

CTL pin	COUT	
	Active High	Active Low
"H"	Normal state	Normal state
"Open"	"H"	"L"
"L"	"H"	"L"
"L" to "H"	--	--
"H" to "L"	--	--

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

COUT output active high/low is user selectable. Enabling/ disabling of CTL control function in the shutdown state is user selectable.

### Timing

#### Overcharge detection




Figure 5 Timing for Overcharge

#### Overcharge Timer Reset




Figure 6 Timing for Overcharge Timer Reset

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Application and Implementation

#### NOTE

Information in the following applications sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### Application Information

The TPB7462 series monitors the overcharge voltage of battery for 2s, 3s, or 4s lithium-ion battery packs and controls the charging path through COUT when overcharge is detected. It also provides the CTL pin to directly control output or connect PTC resistor to monitor temperature of battery packs. The TPB7462 returns to normal state when abnormal events are disappeared.

#### Typical Application

Figure 7 shows the typical application schematic of the TPB7462.




Figure 7 TPB7462 Typical Application Circuit

Symbol	Description	Recommend Value	Unit
$R_1, R_2, R_3, R_4$	Voltage monitor filter resistor	1	k $\Omega$
$C_P, C_1, C_2, C_3, C_4$	Voltage monitor filter capacitor	0.1	$\mu F$
$R_P$	Supply voltage filter resistor	100	$\Omega$
$C_P$	Supply voltage filter capacitor	0.1	$\mu F$
CVOUT	Regulator output capacitor	0.1	$\mu F$

### Layout

#### Layout Guideline


Both filter capacitors and output capacitor must be placed to the device pins as close as possible.

It is recommended to use wide trace lengths or thick copper weight to minimize  $I \times R$  drop and heat dissipation.

Exposed pad must be connected to the PCB ground plane directly, the copper area must be as large as possible. To get the best thermal performance, thermal vis should be placed under and around the exposed pad with enough number and size.

## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Tape and Reel Information




Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPB7462GGA-DFGR	DFN2X2-8	180	13.1	2.3	2.3	1.1	4	8	Q1


## 4s High Accuracy Secondary Hardware Protector With CTL and LDO

### Package Outline Dimensions


DFN2X2-8



TOP VIEW



SIDE VIEW



BOTTOM VIEW

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	1.900	2.100	0.075	0.083
E	1.900	2.100	0.075	0.083
D1	0.500	0.700	0.020	0.028
E1	1.100	1.300	0.043	0.051
k	0.350REF.		0.014REF.	
b	0.200	0.300	0.008	0.012
e	0.500BSC.		0.020BSC.	
L	0.274	0.426	0.011	0.017

---

**4s High Accuracy Secondary Hardware Protector with CTL and LDO****Order Information**

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPB7462GGA-DFGR	−40 to 85°C	DFN2X2-8	2NA	3	Tape and Reel, 3000	Green

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

---

## 4s High Accuracy Secondary Hardware Protector with CTL and LDO

### IMPORTANT NOTICE AND DISCLAIMER

**Copyright**© 3PEAK 2012-2023. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.