



# TP6401

## 240-OUTPUT STN COMMON DRIVER

### *DataSheet*

Version: 1.0  
4/11/2002

<http://www.topro.com.tw>

**HQ:**

5 F, No.10, Prosperity Road 1, Science-Based Industrial Park, Hsinchu 300, Taiwan, R.O.C  
300 新竹科學工業園區展業一路 10 號 5 樓

**TPE:**

5 F, No.27, Min Chuan W. Rd. Taipei 104, Taiwan, R.O.C  
104 台北市民權西路 27 號 5 樓

**SHENZHEN:**

Room 802, Tower A, World Trade Plaza, Fahong Rd., Fatian, Shenzhen, China  
深圳市福田區福虹路 9 號世貿廣場 A 座 802 室(郵編: 518033)

H. Q. : Tel:886-3-5632515 Fax:886-3-5641728

TPE. : Tel:886-2-25856858 Fax:886-2-25941104

SHENZHEN: TEL: 755-3679985 Fax: 755-3679518

## Description

The TP6401 is an 240 output, 3-level low-resistance common (row) driver suitable for high-quality, high-response-speed MLS (Multi Line Selection) driving.

The TP6401 receives signals from LCD controllers such as the SED1335, and when used in conjunction with the TP6410, can be used to structure a 4-line MLS drive.


The TP6401 uses a slim-chip form that is useful for making LCD panels thinner. It also supports reduced logic system voltage operation, making it suitable for a broad range of applications.

The TP6401 has a pad layout supporting easy mounting, and supports bi-directional selection of driver output order, and has the highest use efficiency for 1/240 and 1/480 duty panels.

## Features

- LCD driver outputs . . . . . 240
- Low output ON resistance
- High duty drive supported . . . . . 1/480 (Reference value)
- Broad range of LC drive voltages . . . . . +14 to +42V(VCC=2.7 to 5.5V)
- Output shift direction pin select is possible
- Non-biased display OFF function
- Logic system power source . . . . . 2.7V to 5.5V
- LC power source offset bias can be adjusted relative to the VDDH and GND levels
- Slim chip shape
- D<sub>0B</sub> . . . . . Au Bump die
- T<sub>0A</sub> . . . . . TCP

## Pad Layout




## TERMINAL FUNCTIONS


Terminal Name	I/O	Function	Number of Terminals														
COM1 to COM240	O	Common (row) output to drive LC. Output transition occurs on falling edge of LP.	240														
CIO1 CIO2	I/O	Carry signal I/O. This is set to input or output depending on the level of the SHL input. Output transition occurs on falling edge of LP.	2														
YD	I	Frame start/pulse input, with terminator. (*1)	1														
F1, F2	I	Drive pattern select signal input, with terminator. (*1)	2														
LP	I	Shift clock input for display data. (Triggers on falling edge.) With terminator. (*1)	1														
SHL	I	Shift direction select and CIO terminal I/O control input.	1														
		<table border="1"> <thead> <tr> <th rowspan="2">SHL</th> <th rowspan="2">Output Shift Direction</th> <th colspan="2">CIO</th> </tr> <tr> <th>CIO1</th> <th>CIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>1 → 240</td> <td>Input</td> <td>output</td> </tr> <tr> <td>H</td> <td>240 → 1</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>		SHL	Output Shift Direction	CIO		CIO1	CIO2	L	1 → 240	Input	output	H	240 → 1	Output	Input
		SHL				Output Shift Direction	CIO										
CIO1	CIO2																
L	1 → 240	Input	output														
H	240 → 1	Output	Input														
The numbers in parentheses are for 100 output mode.																	
LSEL	I	1/2 H operation select signal input. L: Normal operation. H: 1/2 operation.	1														
CSEL	I	Chip select signal input for when a cascade connection is used. L: Leading chip H: Other chips	1														
FR	I	LC Drive Output AC signal input. With terminator (*1)	1														
$\overline{\text{DOFF}}$	I	LC display blanking control input. With a low level input, all common outputs are temporarily set to the VC level. The contents of the latches are maintained. With terminator (*1)	1														
TEST1	I	Test1 signal input. Normally tied at L.	1														
VCC, GNDL, GNDR	Power	Power source for logic: GND: 0 V, VCC: +2.7 to 5.5 V	3														
VCL, VCR, +V1L, +V1R, -V1L, -V1R, VDDHL, VDDHR	Power	LC Drive Power: GND: 0 V, VDDH: + 14.0 to 42.0 V, $VDDH \geq +V1 \geq VC \geq -V1 \geq GND$	8														
DM		Dummy pad	11														

Total 274

### NOTE: \*1



### Block Diagram



## Explanation of Each Block

### Shift Register

This is a bi-directional shift register used for transmitting common data. The display data shifts on the falling edge of LP.

### Level Shifter

The level shifter is a voltage level converter circuit which converts the signal voltage level from a logic system level to the LC driver system voltage level.

### LCD Driver

The LCD driver outputs the LC drive voltage.

The relationship between the display blanking signal  $\overline{\text{DOFF}}$ , the field recognition signals F1 & F2, the AC signal FR, and the common output voltage is as follows:

$\overline{\text{DOFF}}$	H								L
FR	L				H				---
F1,F2	1,1	0,1	1,0	0,0	1,1	0,1	1,0	0,0	---
Line 1	+V1	+V1	-V1	+V1	-V1	-V1	+V1	-V1	Vc
Line 2	-V1	+V1	+V1	+V1	+V1	-V1	-V1	-V1	Vc
Line 3	+V1	-V1	+V1	+V1	-V1	+V1	-V1	-V1	Vc
Line 4	+V1	+V1	+V1	-V1	-V1	-V1	-V1	+V1	Vc



Voltage level relationships:  $+V1 > Vc > -V1$  (Vc is the center voltage level)



### Timing Diagram (1)

1/240 duty, normal operation.

SHL = L, SEL = L, LSEL = L, CSEL = L (This diagram provided only as a reference.)



et4U.com



DataShee



### Timing Diagram (2)

1/240 duty, 1/2 H operation.

SHL = L, SEL = L, LSEL = H, CSEL = L (This diagram provided only as a reference.)



et4U.com

DataShee


## ABSOLUTE MAXIMUM RATINGS

Item	Signal	Rated Value	Units
Power voltage (1)	VCC	- 0.3 to +7.0	V
Power voltage (2)	VDDH	- 0.3 to + 45.0	V
Power voltage (3)	$\pm V1, VC$	GND - 0.3 to VDDH + 0.3	V
Input voltage	V1	GND - 0.3 to VCC + 0.3	V
Output voltage	Vo	GND - 0.3 to VCC + 0.3	V
CIO output current	Io1	20	mA
Operating temperature	Topr	- 30 to +85	°C
Storage temperature 1	Tstg 1	- 65 to +150	°C
Storage temperature 2	Tstg 2	- 55 to +100	°C

NOTE 1: The voltages are all relative to GND = 0 V.

NOTE 2: Storage temperature 1 is for the chip alone, and storage temperature 2 is for the TCP product.

NOTE 3: Ensure that the relationship between +V1, VC, and -V1 is always as follows:  $VDDH \geq +V1 \geq VC \geq -V1 \geq GND$ .



NOTE4: The LSI may be permanently damaged if the logic system power is floating or VCC is less than or equal to 2.6 V when power is applied to the LC drive system. Special caution must be paid to the power sequences during power up and power down.

## Electrical Characteristics


### DC Characteristics

Unless otherwise noted, GND = 0 V, VCC = + 5.0 V $\pm$  10%, Ta = -30 to 85°C

Item	Signal	Parameter	Applicable Terminals	Min	Typ	Max	Unit
Power Supply Voltage (1)	VCC		VCC	2.7	5.0	5.5	V
Range Operating Voltage	VDDH	Function	VDDH	8.0		42.0	V
Power Supply Voltage (2)	+V1	Recommended Value	+V1			VDDH	V
Power Supply Voltage (3)	Vc	Recommended Value	Vc		VDDH/2		V
Power Supply Voltage (4)	-V1	Recommended Value	-V1	GND			V
High-level Input Voltage	VIH	VCC = 2.7 to 5.5V	CIO1,CIO2,FR,YD,LP,SHL,SEL,LSEL,CSEL, F1,F2,TEST1	0.8VCC			V
Low-level Input Voltage	VIL					0.2VCC	V
High-level Output Voltage	VOH	VCC = 2.7 to 5.5V	CIO1,CIO2	VCC-0.4			V
Low-level Output Voltage	VOL					0.4	V
Input Leakage Current	I <sub>LI</sub>	GND $\leq$ VIN $\leq$ VCC	LP,YD,SHL,SEL,LSEL,CSEL,F1,F2,DOFF,TEST1,FR			2.0	$\mu$ A
Input / Output Leakage Current	I <sub>LI/O</sub>	GND $\leq$ VIN $\leq$ VCC	CIO1,CIO2			5.0	$\mu$ A
Static Current	I <sub>GND</sub>	VDDH = 14.0~42.0V VIH = VCC, VIL = GND	GND			25	$\mu$ A
Output Resistance	R <sub>COM</sub>	$\Delta$ V <sub>ON</sub> = 0.5V Recommended parameter	COM 1 to COM 120	VDDH = +30.0V	0.55	0.7	$\mu$ A
				VDDH = +40.0V	0.5	0.7	$\mu$ A
Average Operating Consumption Current (1)	I <sub>CC</sub>	VCC = +5.0V, VIH = VCC, VIL = GND, f <sub>LP</sub> = 16.8 kHz, f <sub>FR</sub> = 70Hz, Input data: 1/240No load	VCC		10	25	pF
		VCC = 3.0 V All other parameters the same as VCC = 5.0 V.			7	17	pF
Average Operating Consumption Current (2)	I <sub>DDH</sub>	VDDH = +V1 = +30.0V, Vc = VDDH/2, -V1 = 0.0 V, VCC = 5.0 V All other parameters the same as the I <sub>CC</sub> item.	VDDH		6	13	
Input Terminal Capacity	C <sub>I</sub>	Freq. = 1 MHz Chip alone Ta = 25°C	LP,YD,SHL,SEL,LSEL,CSEL,F1,F2,DOFF,TEST1,FR			10	
Input / Output Terminal Capacity	C <sub>I/O</sub>		CIO1,CIO2			18	


## Range of Operating Voltages: $V_{CC} - V_{DDH}$

It is necessary to set the voltage for  $V_{DDH}$  within the  $V_{CC} - V_{DDH}$  operating voltage range shown in the diagram below.



## AC Characteristics

### Input Timing Characteristics



The FR latched at the nth LP is reflected in the output at the n+1th LP.


( $V_{CC} = +5.0 V \pm 10\%$ ,  $T_a = -30$  to  $+85^\circ C$ )

Item	Signal	Parameter	Min	Max	Units
LP Frequency		tCCL	500		ns
LP "H" Pulse Width		tWCLH	55		ns
LP "L" Pulse Width		tWCLL	330		ns
FR Setup Time		tFRDS	100		ns
FR Hold Time		tFRDH	40		ns
F1, F2 Setup Time		tFFDS	100		ns
F1, F2 Hold Time		tFFDH	40		ns
Input Signal Rise Time		$t_r$		50	ns
Input Signal Fall Time		$t_f$		50	ns
CIO Setup Time		tDS	100		ns
CIO Hold Time		tDH	40		ns
YD→LP Allowable Time		tSEL	80		ns

( $V_{CC} = +2.7 V$  to  $4.5 V$ ,  $T_a = -30$  to  $+85^\circ C$ )

Item	Signal	Parameter	Min	Max	Units
LP Frequency		tCCL	800		ns
LP "H" Pulse Width		tWCLH	100		ns
LP "L" Pulse Width		tWCLL	660		ns
FR Setup Time		tFRDS	200		ns
FR Hold Time		tFRDH	80		ns
F1, F2 Setup Time		tFFDS	200		ns
F1, F2 Hold Time		tFFDH	80		ns
Input Signal Rise Time		$t_r$		100	ns
Input Signal Fall Time		$t_f$		100	ns
CIO Setup Time		tDS	200		ns
CIO Hold Time		tDH	80		ns
YD→LP Allowable Time		tSEL	150		ns

## Output Timing Characteristics



(VCC = 5.0 V  $\pm$  10%, VDDH = +14.0 to +42.0 V, Ta = -30 to +85C)

Item	Signal	Parameter	Min	Max	Units
Delay time from LP to CIO output	$t_{pdDOC}$	CL = 15 pF		600	ns
Delay time from LP to COM output	$t_{pdCCL}$	VDDH=14.0V to 40.0 V		500	ns
Delay time from DOFF to COM output	$t_{pdCDOF}$			1400	ns


DataSheet4U.com

(VCC = +2.7 V to 4.5 V, VDDH = +14.0 to +28.0 V, Ta = -30 to +85C)

Item	Signal	Parameter	Min	Max	Units
Delay time from LP to CIO output	$t_{pdDOC}$	CL = 15 pF		600	ns
Delay time from LP to COM output	$t_{pdCCL}$	VDDH=14.0V to 40.0 V		500	ns
Delay time from DOFF to COM output	$t_{pdCDOF}$			1400	ns

## The Power Supply

### Method of Forming Each Voltage Level



When the TP6410 and the TP6401 are used to form an extremely low power module system, the power relationships as shown in the figure above between the TP6410 and TP6401 logic systems, and the LCD system power supply, and the LCD controller power supply are optimal.

In this case, care is required when it comes to signal propagation in the logic system.

LCD Controller	→	TP6410	Direct
LCD Controller	→	TP6401	Capacitor coupling is required
TP6410	→	TP6401	Capacitor coupling is required
TP6401	→	TP6410	Capacitor coupling is required

### Cautions at Power Up and Power Down

Because the voltage level in the LCD system is high voltage, if the logic system power supply of this LSI is floating or if VCC is 2.6 V or less when the LCD system high voltage (30 V or above) is applied, or if the LCD drive signal is output before the voltage level that is applied to the LCD system has stabilized, then there is the risk that there will be an over current condition in this LSI, resulting in permanent damage to this LSI.

It is recommended that the display OFF function (DOFF) is used until the LCD system voltage stabilizes to insure that the LCD drive output power level is at the VC level.

Be sure to follow the sequences below when turning the power supplies ON and OFF:

When turning the power supply ON:

Logic system ON → LCD drive system ON, or simultaneously ON.

When turning the power supply OFF:


LCD drive system OFF → Logic system OFF, or simultaneously OFF.

As a countermeasure to guard against over current conditions, it is effective to insert a high-speed fuse or a guard resistance in series with the LC power supply. The guard resistance value must be optimized depending on the capacity of the LC cell.



### Example of Connection

### Large Screen LCD Structure Diagram



et4U.com