



## P-Channel Enhancement-Mode Vertical DMOS Power FETs

### Ordering Information

$BV_{DSS}$ / $BV_{DGS}$	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package					
				TO-39	TO-92	TO-220	Quad P-DIP	Quad C-DIP	DICE
-60V	3.5Ω	-1.5A	-2.4V	TP0606N2	TP0606N3	TP0606N5	TP0606N6	TP0606N7	TP0606ND
-100V	3.5Ω	-1.5A	-2.4V	TP0610N2	TP0610N3	TP0610N5	—	—	TP0610ND

### Features

- Low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Freedom from secondary breakdown
- Low input and output leakage

### Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Applications

- Logic level interface
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switch
- General purpose line driver

### Package Options

(Notes 1 and 2)



### Absolute Maximum Ratings

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.

# Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)*	Power Dissipation @ $T_c = 25^\circ\text{C}$	$\theta_{jc}$ °C/W	$\theta_{ja}$ °C/W	$I_{DR}$	$I_{DRM}^*$
TO-39	-1.0A	-4.0A	6W	125	20	-0.8A	-4.0A
TO-92	-0.5A	-3.5A	1W	170	125	-0.4A	-3.5A
TO-220	-2.0A	-4.5A	28W	70	2.7	-2.0A	-4.5A
Plastic Dip	Refer to Arrays & Special Functions Section.						
Ceramic Dip	Refer to Arrays & Special Functions Section.						

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .

# Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TP0610	-100		V	$V_{GS} = 0, I_D = -2.0\text{mA}$
		TP0606	-60			
$V_{GS(\text{th})}$	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature			-5.0	mV/°C	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
$I_{GSS}$	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			-10	μA	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				-1	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current	-0.4	-0.6		A	$V_{GS} = -5\text{V}, V_{DS} = -25\text{V}$
		-1.5	-2.5			$V_{GS} = -10\text{V}, V_{DS} = -25\text{V}$
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance		5	7	Ω	$V_{GS} = -5\text{V}, I_D = -250\text{mA}$
			3	3.5		$V_{GS} = -10\text{V}, I_D = 0.75\text{A}$
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature			1.7	%/°C	$V_{GS} = -10\text{V}, I_D = 0.75\text{A}$
$G_{FS}$	Forward Transconductance	300			mΩ	$V_{DS} = -25\text{V}, I_D = 0.75\text{A}$
$C_{ISS}$	Input Capacitance		85	150	pF	$V_{GS} = 0, V_{DS} = -25\text{V}$ $f = 1\text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance		50	85		
$C_{RSS}$	Reverse Transfer Capacitance		10	35		
$t_{d(\text{ON})}$	Turn-ON Delay Time			10	ns	$V_{DD} = -25\text{V}$ $I_D = -1.0\text{A}$ $R_S = 50\Omega$
$t_r$	Rise Time			15		
$t_{d(\text{OFF})}$	Turn-OFF Delay Time			20		
$t_f$	Fall Time			15		
$V_{SD}$	Diode Forward Voltage Drop			-1.8	V	$V_{GS} = 0, I_{SD} = -1.0\text{A}$
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = -1.0\text{A}$







Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)


Note 2: All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves





BV<sub>DSS</sub> Variation with Temperature


On-Resistance vs. Drain Current



Transfer Characteristics

 $V_{(th)}$  and  $R_{DS}$  Variation with Temperature

Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

