

TMUX9616x 220-V High Voltage 1:1, 16-Channel Switch with Latch-Up Immunity

1 Features

- Wide supply range or input signal range:
 - Dual supply: $\pm 20V$ to $\pm 110V$, $220V_{PP}$
 - 240V_{PP} absolute maximum
- Low off capacitance: 5pF
- Low on capacitance: 10pF
- Low on resistance (R_{ONL}): 12 Ω
- Fast turn-on time: 3µs (maximum)
- Up to 72MHz data shift clock frequency
- Logic levels: 1.8V to 5V
- Excellent off isolation performance: -70dB at 5 MHz
- Integrated bleed resistors on the outputs
- · Latch-up immunity by device construction
- Extended temperature range: -40°C to 125°C
- Industry-standard 7mm × 7mm (Body Size) LQFP package for pin-to-pin compatibility

2 Applications

- Medical ultrasound imaging
- Non-destructive testing (NDT) metal flaw detection
- Piezoelectric transducer drivers
- Ultrasonic flow transmitters
- Printers
- Optical MEMS modules

3 Description

The TMUX9616x is a 16-channel low resistance, low capacitance high-voltage analog switch integrated circuit (IC) with latch-up immunity. Each device has 16 independently selectable 1:1, single-pole, singlethrow (SPST) switch channels. The device works well with dual supplies up to \pm 110V. Asymmetric supply biasing is also supported within the recommended supply range. The TMUX9616x supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V_{SS} to V_{DD}. TMUX9616x also integrates bleed resistors on its source (Sx) and drain (Dx) pins to discharge capacitive loads, like piezoelectric transducers. TMUX9616x is an excellent choice for medical ultrasound imaging and other piezoelectric transducer driver applications.

TMUX9616x integrates cascadable 16-bit shift register with latches for controlling each of the 16 switches. The daisy chain capability allows for many TMUX9616x devices to be controlled without requiring a separate chip-select for every device. To reduce noise in the signal path due to potential clock feed-through, the active low latch enable can be held high while data is loaded into the shift registers. The 16-bit shift register can operate off of a 1.8V - 5V power supply. The 16-bit shift register can support clock speeds up to 72MHz.

Package Information

PART NUMBER	BLEED RESISTOR INTEGRATED	PACKAGE (1)	PACKAGE SIZE ⁽²⁾
TMUX9616	Yes	PT (LQFP, 48)	9mm × 9mm
TMUX9616N	No	PT (LQFP, 48)	9mm × 9mm

(1) For more information, see Section 11

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings5
5.2 ESD Ratings5
5.3 Thermal Information5
5.4 Recommended Operating Conditions6
5.5 Electrical Characteristics: TMUX96167
5.6 Switching Characteristics: TMUX96168
5.7 Digital Timings: TMUX96169
5.8 Timing Diagrams10
5.9 Typical Characteristics12
6 Parameter Measurement Information14
6.1 Off-Leakage Current 14
6.2 Device Turn On/Off Time14
6.3 Off Isolation15
6.4 Inter-Channel Crosstalk15
6.5 Output Voltage Spike16
6.6 Switch DC Offset Voltage16
6.7 Isolation Diode Current17

7 Detailed Description	18
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description.	
7.4 Device Functional Modes	
7.5 Device Logic Table	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout.	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	26



4 Pin Configuration and Functions



Figure 4-1. PT Package, 48-Pin LQFP (Top View)

Table 4-1. Pin Functions

F	PIN		DESCRIPTION		
NAME	NO.		DESCRIPTION		
N.C.	1	_	No internal connection. Leave floating or connect to GND.		
N.C.	2	_	No internal connection. Leave floating or connect to GND.		
D4	3	I/O	Drain pin 4. Can be an input or an output.		
S4	4	I/O	Source pin 4. Can be an input or an output.		
D3	5	I/O	Drain pin 3. Can be an input or an output.		
S3	6	I/O	Source pin 3. Can be an input or an output.		
D2	7	I/O	Drain pin 2. Can be an input or an output.		
S2	8	I/O	Source pin 2. Can be an input or an output.		
D1	9	I/O	Drain pin 1. Can be an input or an output.		
S1	10	I/O	Source pin 1. Can be an input or an output.		
D0	11	I/O	Drain pin 0. Can be an input or an output.		
S0	12	I/O	Source pin 0. Can be an input or an output.		
V _{SS}	13	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.		
N.C.	14	-	No internal connection. Leave floating or connect to GND.		
V _{DD}	15	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		

Copyright © 2024 Texas Instruments Incorporated



Table 4-1. Pin Functions (continued)

	PIN	T)(D=(1)	
NAME	NO.	- TYPE ⁽¹⁾	DESCRIPTION
N.C.	16	_	No internal connection. Leave floating or connect to GND.
GND	17	Р	Ground (0 V) reference.
V _{LL}	18	Р	1.8 V – 5 V SPI power supply. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 1 μ F between V _{LL} and GND.
DIN	19	I	SPI (Daisy Chain) Data Input.
CLK	20	1	SPI (Daisy Chain) Clock Input.
LE	21	1	Latch enable input, active low.
CLR	22	1	Latch clear input, active high.
DOUT	23	0	SPI (Daisy Chain) Data Output.
RGND	24	Р	Bleed Resistor GND. Connect to ground (0 V) reference.
D15	25	I/O	Drain pin 15. Can be an input or an output.
S15	26	I/O	Source pin 15. Can be an input or an output.
D14	27	I/O	Drain pin 14. Can be an input or an output.
S14	28	I/O	Source pin 14. Can be an input or an output.
D13	29	I/O	Drain pin 13. Can be an input or an output.
S13	30	I/O	Source pin 13. Can be an input or an output.
D12	31	I/O	Drain pin 12. Can be an input or an output.
S12	32	I/O	Source pin 12. Can be an input or an output.
D11	33	I/O	Drain pin 11. Can be an input or an output.
S11	34	I/O	Source pin 11. Can be an input or an output.
N.C.	35	-	No internal connection. Leave floating or connect to GND.
N.C.	36	-	No internal connection. Leave floating or connect to GND.
D10	37	I/O	Drain pin 10. Can be an input or an output.
S10	38	I/O	Source pin 10. Can be an input or an output.
D9	39	I/O	Drain pin 9. Can be an input or an output.
S9	40	I/O	Source pin 9. Can be an input or an output.
D8	41	I/O	Drain pin 8. Can be an input or an output.
S8	42	I/O	Source pin 8. Can be an input or an output.
D7	43	I/O	Drain pin 7. Can be an input or an output.
S7	44	I/O	Source pin 7. Can be an input or an output.
D6	45	I/O	Drain pin 6. Can be an input or an output.
S6	46	I/O	Source pin 6. Can be an input or an output.
D5	47	I/O	Drain pin 5. Can be an input or an output.
S5	48	I/O	Source pin 5. Can be an input or an output.

(1) I = input, O = output, P = power



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾ ⁽³⁾

		MIN	MAX	UNIT
V _{DD} -V _{SS}			240	V
V _{DD}	Supply voltage	-0.5	120	V
V _{SS}		-120	0.5	V
V _{LL}	SPI/Logic supply voltage	-0.5	6	V
VL	Logic control pin voltage (DIN, DOUT, CLK, LE, CLR)	-0.5	V _{LL}	V
IL.	Logic control pin current (DIN, DOUT, CLK, LE, CLR)	-30	30	mA
V_S or V_D	Source or drain voltage (Sx, D)	V _{SS}	V _{DD}	V
I _{PK}	Analog Signal Peak Current/Channel		3	А
T _A	Ambient temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature	-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	M
V _(ESD)		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information

		TMUX9616x	
	THERMAL METRIC ⁽¹⁾	PT (LQFP)	UNIT
		48 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	60.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	15.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	26.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} - V_{SS}$	Power supply voltage differential	40	200	220	V
V _{DD}	Positive power supply voltage	20	100	110	V
V _{SS}	Negative power supply voltage	-110	-100	0	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin) (Sx, D) ⁽¹⁾	V _{SS} + 10		V _{DD} – 10	V
V _{LL}	SPI/Logic power supply voltage	1.7		5.5	V
VL	Logic control pin voltage (DIN, DOUT, CLK, LE, CLR)	0		V _{LL}	V
V _{IH}	Logic control pin high-level input voltage (DIN, DOUT, CLK, LE, CLR)	0.9 x V _{LL}			V
V _{IL}	Logic control pin low-level input voltage (DIN, DOUT, CLK, LE, CLR)			$0.1 ext{ x V}_{LL}$	V
T _A	Ambient temperature	-40		85	°C
TJ	Junction temperature	-40		125	°C

(1) V_{S} , V_{D} operation up to V_{SS} and V_{DD} is acceptable for recommended operation. $R_{ON FLAT}$ may increase when operating beyond V_{SS} + 10V and V_{DD} – 10V



5.5 Electrical Characteristics: TMUX9616

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +110 \ \text{V}, \ \text{V}_{SS} = -110 \ \text{V}, \ \text{V}_{LL} = 1.7 \text{V} - 5.5 \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +110 \ \text{V}, \ \text{V}_{SS} = -110 \ \text{V}, \ \text{V}_{LL} = 3.3 \text{V}, \ \text{T}_{A} = 25^{\circ} \text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
	On registeres	V _S = -100 V to +100 V	25°C		14	19	Ω
R _{ON}	On-resistance	$I_D = -5 \text{ mA}$	–40°C to +85°C			24	Ω
	On registeres	V _S = -100 V to +100 V	25°C		13	17	Ω
R _{ON}	On-resistance	$I_{\rm D} = -200 {\rm mA}$	–40°C to +85°C			19	Ω
ΔR _{ON}	On-resistance mismatch between	V _S = -100 V to +100 V	25°C		2		%
	channels	I _D = –5 mA	–40°C to +85°C			20	%
R _{ONL}	Large-Signal On-resistance	I _D = -1A	25°C		12		Ω
I _{SWPK}	Switch Peak Output Current	$t_{PW} \le 100$ ns, duty cycle $\le 0.1\%$, current into source or drain.	25°C		3		А
I _{SWPK_DIO} DE	Switch Peak Isolation Diode Current	t _{PW} ≤300ns, duty cycle ≤ 2%	25°C		300		mA
.,		Switch ON or OFF, $R_L = No$	25°C		1.6		mV
V _{DC_OFFS} et	Switch DC Offset Voltage	load (Integrated Bleed Resistors), $R_L = 35k\Omega$ (Bleed Resistors not integrated).	–40°C to +85°C	-60		30	mV
R _{INT}	Output Bleed Resistor	Source or Drain Output to GND, I _{RINT} = 20μA. Switch is OFF	25°C	20	35	50	kΩ
		No Bleed Resistor (9616N only)	25°C		0.0002		μA
I _{S(OFF)_N}	Source off leakage current ⁽¹⁾	$V_{DD} = 110 V, V_{SS} = -110 V$ Switch state is off $V_S = +100 V / -100 V$ $V_D = -100 V / + 100 V$	–40°C to +85°C	-0.015		0.015	μA
		Integrated Bleed Resistor (9616	25°C		0.07		μA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	only) V _{DD} = 110 V, V _{SS} = -110 V Switch state is off V _S = +100 V / -100 V V _D = -100 V / + 100 V	-40°C to +85°C	-4		4	μΑ
		No Bleed Resistor (9616N only)	25°C		0.0002		
I _{D(OFF)_N}	Drain off leakage current ⁽¹⁾	$V_{DD} = 110 V, V_{SS} = -110 V$ Switch state is off $V_S = +100 V / -100 V$ $V_D = -100 V / + 100 V$	-40°C to +85°C	-0.015		0.015	μA
		Integrated Bleed Resistor (9616	25°C		0.07		μA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	only) $V_{DD} = 110 V, V_{SS} = -110 V$ Switch state is off $V_S = +100 V / -100 V$ $V_D = -100 V / + 100 V$	–40°C to +85°C	-4		4	μΑ
DIGITAL I	OGIC (DIN, DOUT, CLK, \overline{LE} , CLR	Pins)					
V _{IH}	Logic voltage high	V _{LL} = 1.7V - 5.5V	–40°C to +85°C	0.66 x V _{LL}			V
V _{IL}	Logic voltage low	V _{LL} = 1.7V - 5.5V	–40°C to +85°C			0.33 x V _{LL}	V
I _{IH}	Input leakage current		–40°C to +85°C			1.0	μA
I _{IL}	Input leakage current		–40°C to +85°C	-1.0			μA
C _{IN}	Logic input capacitance		–40°C to +85°C		3	10	pF
V _{OH}	Logic high output voltage	I _{SOURCE} = 1mA	–40°C to +85°C	V _{LL} - 0.1			V
V _{OL}	Logic low output voltage	I _{SINK} = 1mA, includes open drain / THERM pin	–40°C to +85°C			0.1	V

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics: TMUX9616 (continued)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +110 \ \text{V}, \ \text{V}_{SS} = -110 \ \text{V}, \ \text{V}_{LL} = 1.7 \ \text{V} - 5.5 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +110 \ \text{V}, \ \text{V}_{SS} = -110 \ \text{V}, \ \text{V}_{LL} = 3.3 \ \text{V}, \ \text{T}_{A} = 25 \ \text{C} \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN TY	P MAX	UNIT
POWER \$	SUPPLY			•		
		V _{DD} = 110 V, V _{SS} = -110 V	25°C	1	5	μA
IDDQ_OFF	V _{DD} quiescent supply current	I _D = -5mA Switches OFF	–40°C to +85°C		23	μA
		V _{DD} = 110 V, V _{SS} = -110 V	25°C	4	0	μA
IDDQ_ON	V _{DD} quiescent supply current	I _D = -5mA Switches ON	–40°C to +85°C		95	μA
		$V_{DD} = 110 \text{ V}, \text{ V}_{SS} = -110 \text{ V}$	25°C	1	0	μA
I _{SSQ_OFF}	V _{SS} quiescent supply current	I _D = -5mA Switches OFF	–40°C to +85°C		65	μA
		V _{DD} = 110 V, V _{SS} = -110 V	25°C	2	2	μA
I _{SSQ_ON}	V _{SS} quiescent supply current	I _D = -5mA Switches ON	–40°C to +85°C		40	μA
		V_{DD} = 110 V, V_{SS} = -110 V	25°C	2.	4	mA
I _{DD}	V _{DD} dynamic supply current	All switches turned ON and OFF at f = 50kHz	–40°C to +85°C		4	mA
		V _{DD} = 110 V, V _{SS} = -110 V	25°C	3.	1	mA
I _{SS}	V _{SS} dynamic supply current	All switches turned ON and OFF at f = 50kHz	-40°C to +85°C		4	mA
1	V quieseent cumply current		25°C	3.	8	μA
I _{LLQ}	V _{LL} quiescent supply current		-40°C to +85°C		8	μA
1	V _{LL} dynamic supply current	fCLK = 5MHz, V _{LL} = 5V	25°C	0.2	0	mA
ILL		$10LR = 300112, V_{LL} = 5V$	–40°C to +85°C		0.25	mA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

5.6 Switching Characteristics: TMUX9616

 V_{DD} = +110 V, V_{SS} = -110 V, V_{LL} = 1.7V - 5.5V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +110 V, V_{SS} = -110 V, V_{LL} = 3.3V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
4	Turn-on time from enable	V _S = 100 V	25°C	1.5		μs
t _{ON}	rum-on time from enable	R _L = 10 kΩ	-40°C to +85°C		3	μs
+	Turn-off time from enable	V _S = 100 V	25°C	0.8		μs
t _{OFF}		R _L = 10 kΩ	–40°C to +85°C		2.5	μs
dV/dt _{MAX}	Maximum Analog Signal Slew Rate		–40°C to +85°C		20	V/ns
O _{ISO_TX}	Off-isolation TX	$ R_L = 50 \ \Omega \\ V_S = 0 \ V_{BIAS}, 10 \ V_{PP}, f = 5 \ MHz \\ Refer to \ Off Isolation $	25°C	-70		dB
O _{ISO_TX}	Off-isolation TX	$ \begin{array}{l} R_{L} = 1 \ k\Omega \ , \ C_{L} = 15 \ pF \\ V_{S} = 0 \ V_{BIAS}, \ 10 \ V_{PP}, \ f = 5 \ MHz \\ Refer \ to \ Off \ Isolation \end{array} $	25°C	-54		dB
O _{ISO_RX}	Off-isolation RX		25°C	-70		dB
O _{ISO_RX}	Off-isolation RX		25°C	-54		dB
X _{TALK_TX}	Crosstalk TX	$ \begin{array}{l} R_{L} = 50 \; \Omega \\ V_{S} = 0 \; V_{BIAS}, \; 10 \; V_{PP}, \; f = 5 \; MHz \end{array} $	25°C	-75		dB
X _{TALK_RX}	Crosstalk RX	R_L = 50 Ω V _D = 0 V _{BIAS} , 10 V _{PP} , f = 5 MHz	25°C	-75		dB



5.6 Switching Characteristics: TMUX9616 (continued)

 V_{DD} = +110 V, V_{SS} = -110 V, V_{LL} = 1.7V - 5.5V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +110 V, V_{SS} = -110 V, V_{LL} = 3.3V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	IDITIONS T _A MIN TYP MAX			
BW _{SS_TX}	–3dB Bandwidth (Small Signal) TX	R _L = 50 Ω V _S = 0 V, Vpp = 200mV	25°C	500		MHz
BW _{SS_RX}	–3dB Bandwidth (Small Signal) RX	$R_{L} = 50 \Omega$ $V_{D} = 0 V, Vpp = 200mV$ 25°C 500				
HD2PC_ LL_TX	Second Harmonic Distortion Pulse Cancellation (Large Signal) TX	$V_{PP} = 200 V, V_S = 0 V$ $R_L = 100 \Omega \parallel 100 pF$ f = 5 MHz, 2 Cycles, dv/dt: 7.1V/ns	25°C	54		dBc
C _{S(OFF)}	Source off capacitance	V_{S} = 0 V_{BIAS} , 100 m V_{PP} , f = 1 MHz	25°C	5		pF
C _{D(OFF)}	Drain off capacitance	V _D = 0 V _{BIAS} , 100 mV _{PP} , f = 1 MHz	25°C	5		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V_S/V_D = 0 V_{BIAS} , 100 m V_{PP} , f = 1 MHz	25°C	10		pF
V _{SPK}	Output voltage spike	$R_{L_Source} = 1k\Omega, R_{L_Drain} = 50\Omega$ Enable and Disable Switch	25°C	-45	18	mV
V _{SPK}	Output voltage spike	$R_{L_{Source}} = 1k\Omega, R_{L_{Drain}} = 50\Omega$ Enable and Disable Switch	–40°C to +85°C	-55	25	mV

5.7 Digital Timings: TMUX9616

 V_{DD} = 4.5V - 5.5V, V_{LL} = 1.7V - 5.5V, GND = 0 V (unless otherwise noted) Typical at $V_{DD} = 5 \text{ V}$, $V_{LL} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP MAX	UNIT
f _{CLK_SPI}	SPI Clock Frequency (including daisy chain mode)	V _{LL} = 5V	-40°C to +85°C		72	MHz
f _{CLK_SPI}	SPI Clock Frequency (including daisy chain mode)	V _{LL} = 3.3V	-40°C to +85°C		54	MHz
f _{CLK_SPI}	SPI Clock Frequency (including daisy chain mode)	V _{LL} = 1.8V	-40°C to +85°C		24	MHz
t _R , t _{F_SPI}	SPI Clock Rise and Fall Times		-40°C to +85°C		50	ns
t _{CLK_SPI}	CLK SPI Period	V _{LL} = 5V	-40°C to +85°C	11.76		ns
t _{CLK_SPI}	CLK SPI Period	V _{LL} = 3.3V	-40°C to +85°C	16.67		ns
t _{CLK_SPI}	CLK SPI Period	V _{LL} = 1.8V	-40°C to +85°C	41.67		ns
t _{CLK_H_SPI}	CLK High Time SPI	V _{LL} = 5V	-40°C to +85°C	5.29		ns
t _{CLK_H_SPI}	CLK High Time SPI	V _{LL} = 3.3V	-40°C to +85°C	7.5		ns
t _{CLK_H_SPI}	CLK High Time SPI	V _{LL} = 1.8V	-40°C to +85°C	18.75		ns
t _{CLK_L_SPI}	CLK Low Time SPI	V _{LL} = 5V	-40°C to +85°C	5.29		ns
t _{CLK_L_SPI}	CLK Low Time SPI	V _{LL} = 3.3V	–40°C to +85°C	7.5		ns
t _{CLK_L_SPI}	CLK Low Time SPI	V _{LL} = 1.8V	–40°C to +85°C	18.75		ns
t _{SU_SPI}	Set Up Time Data to Clock SPI	V _{LL} = 5V	-40°C to +85°C	1.0		ns
t _{SU_SPI}	Set Up Time Data to Clock SPI	V _{LL} = 3.3V	-40°C to +85°C	2		ns
t _{SU_SPI}	Set Up Time Data to Clock SPI	V _{LL} = 1.8V	-40°C to +85°C	5		ns
t _{H_SPI}	Hold Time Data to Clock SPI	V _{LL} = 5V	-40°C to +85°C	1.0		ns
t _{H_SPI}	Hold Time Data to Clock SPI	V _{LL} = 3.3V	–40°C to +85°C	1.2		ns
t _{H_SPI}	Hold Time Data to Clock SPI	V _{LL} = 1.8V	-40°C to +85°C	3		ns
t _{DO}	Clock Delay Time to Data Out	V _{LL} = 5V	-40°C to +85°C	3	12.8	ns
t _{DO}	Clock Delay Time to Data Out	V _{LL} = 3.3V	-40°C to +85°C	4	16.3	ns

Copyright © 2024 Texas Instruments Incorporated



5.7 Digital Timings: TMUX9616 (continued)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = 4.5 \mbox{V} - 5.5 \mbox{V}, \mbox{V}_{LL} = 1.7 \mbox{V} - 5.5 \mbox{V}, \mbox{GND} = 0 \mbox{ V} \mbox{ (unless otherwise noted)} \\ \hline \mbox{Typical at } V_{DD} = 5 \mbox{ V}, \mbox{V}_{LL} = 3.3 \mbox{V}, \mbox{T}_A = 25 \mbox{°C} \mbox{ (unless otherwise noted)} \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
t _{DO}	Clock Delay Time to Data Out	V _{LL} = 1.8V	–40°C to +85°C	7		34	ns
t _{S/LE}	Set Up Time Before LE Rises		–40°C to +85°C	25			ns
t _{W/LE}	Time Width of LE		–40°C to +85°C	12			ns
t _{WCLR}	Time Width of CLR		–40°C to +85°C	55			ns

5.8 Timing Diagrams



Figure 5-1. Logic Timing Diagram





Figure 5-2. Latch Enable Timing Diagram



5.9 Typical Characteristics

at $T_A = 25^{\circ}$ C, $V_{DD} = 110$ V, $V_{SS} = -110$ V, and $V_{LL} = 3.3$ V (unless otherwise noted)





5.9 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 110 V, V_{SS} = –110 V, and V_{LL} = 3.3V (unless otherwise noted)





6 Parameter Measurement Information

6.1 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- Source off-leakage current I_{S(OFF)}: the leakage current flowing into or out of the source pin when the switch is off.
- Drain off-leakage current I_{D(OFF)}: the leakage current flowing into or out of the drain pin when the switch is off.

The setup used to measure both off-leakage currents is shown in Figure 6-1.



Figure 6-1. Off-Leakage Measurement Setup

6.2 Device Turn On/Off Time

Turn-off time (t_{OFF}) is defined as the time taken by the Sx pin of the TMUX9616x to rise to a 90% final value after the CLK signal has risen to 50% of its final value. Turn-on time (t_{ON}) is defined as the time taken by the output of the TMUX9616x to fall to a 10% initial value after the CLK signal has risen) to 50% of its final value. Figure 6-2 shows the setup used to measure t_{ON} and t_{OFF} .







6.3 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-3 shows the setup used to measure off isolation.



Figure 6-3. Off Isolation Measurement Setup

6.4 Inter-Channel Crosstalk

Crosstalk (X_{TALK}) is defined as the ratio of the output signal at the Dx pin of an on-channel to the input signal at the Sx pin of an off-channel, as shown in Figure 6-4.



Figure 6-4. Crosstalk Measurement Setup



6.5 Output Voltage Spike

Output Voltage Spike (V_{SPIKE} or V_{SPK}) is the magnitude of the transient output voltage spike which occurs on an input or output pin when turning the switch channel ON or OFF. When measuring V_{SPK} on the Dx pin, 50 Ω is placed on the Dx pin and 1 k Ω is placed on the Sx pin. Likewise, when measuring V_{SPK} on the Sx pin, 50 Ω is placed on the Sx pin and 1 k Ω is placed on the Dx pin. Figure 6-5 shows the setup used to measure the V_{SPK} of the switch.



Figure 6-5. V_{SPK} Measurement Setup

6.6 Switch DC Offset Voltage

The switch DC offset voltage (V_{DC_OFFSET}) is the DC offset voltage that can be present on an Sx or Dx pin when the switch channel is ON or OFF. Figure 6-6 shows the setup used to measure the V_{DC_OFFSET} voltage of the device.



Figure 6-6. V_{DC_OFFSET} Measurement Setup



6.7 Isolation Diode Current

The switch peak isolation diode current (I_{SWPK_DIODE}) is the maximum peak current the isolation diodes on each channel can sustain. Figure 6-7 shows the set-up used to measure I_{SWPK_DIODE} .



Figure 6-7. Isolation Diode Current Measurement Setup



7 Detailed Description

7.1 Overview

The TMUX9616x is a 16-channel low resistance, low capacitance high-voltage analog switch integrated circuit (IC) with latch-up immunity. Each device has 16 independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The device works well with dual supplies up to ± 110 V. Asymmetric supply biasing is also supported within the recommended supply range. The TMUX9616x supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V_{SS} to V_{DD}. TMUX9616x also integrates bleed resistors on its source (Sx) and drain (Dx) pins to discharge capacitive loads, like piezoelectric transducers.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Wide Input Signal Range (up to ±110 V, 220 V_{PP})

TMUX9616x can pass a wide input signal range, up to V_{DD}/V_{SS} of ±110 V (220 V_{PP}), which is very beneficial as many high voltage transmitters are designed to transmit up to ±100 V. The extra headroom above ±100 V that TMUX9616x provides is critical for operating the high voltage transmitters in systems up to ±100 V for a few reasons. First, with high voltage supply multiplexers (±110 V V_{DD}/V_{SS}), typically as the V_S pin approaches V_{DD} ($V_S > V_{DD}$ - (5 V to 10 V)), the R_{ON} of the switch starts to rapidly increase. With a large change in R_{ON} when V_S is near V_{DD} , this can cause the harmonic distortion performance of the system to degrade (HD2PC, so fourth). Setting the high voltage supplies 10 V above the pulser operating voltage, allows V_S to stay \leq (V_{DD} - 10 V), keeping the switch in its flat R_{ON} operating region for the intended TX signal, and therefore greatly improving system harmonic distortion performance.

Second, various system parasitics (or even intentionally added tuning inductors) and transmission line reflections in the system (due to cables, long PCB traces, and so forth) can cause some temporary peaking of the maximum voltage that the TMUX9616x receives above the ± 100 V maximum output voltage of the high voltage transmitter. Having the high voltage multiplexer in the system have voltage tolerance above the high voltage transmitter (up to VDD = +110 V and VSS = -110 V per *Recommended Operating Conditions*) is crucial for being able to run the system at the high voltage transmitters maximum voltage output capability.

7.3.2 Bidirectional Operation

The devices conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each signal path has very similar characteristics in both directions.



7.3.3 Device Digital Logic Control

The TMUX9616x is controlled by a SPI interface to a 16-bit shift register, and a CLR pin. The SPI interface can run at speeds up to 72 MHz. It can also be run with 1.8 V – 5 V logic levels (set by logic supply V_{LL}). The DIN pin will take in the data for the 16-bit register, and CLK will take in the clock signal. Data is shifted in on the DIN pin with the most-significant bit (MSB) first. After writing in 16 bits into the shift register using DIN and CLK, \overline{LE} is then used to latch the state of the switches in the shift register to change the state of the switches in analog. The switches go to a state of retaining their present state on the rising edge of the \overline{LE} pin. When \overline{LE} is high, updates to the shift register does not change the condition of the 16 switches until \overline{LE} is made low again. When \overline{LE} is low, the shift register data flows through the latch and the condition of the 16 switches will be changed as the shift register is updated.

TMUX9616x 16-bit shift register can be used in daisy chain mode. This is done by connecting the DOUT pin of the first TMUX9616x device to the DIN pin of the next TMUX9616x device in the chain. All TMUX9616x in the daisy chain will share the same source CLK signal (the CLK pin of each device in the daisy chain will be shorted together). DOUT is the data output pin of the 16th bit of the shift register, which is the data on DIN clock shifted by 16 clock cycles. The LE pin of each device in the chain will be shorted together, using the same LE source.

Assuming N number of TMUX9616x devices in the daisy chain, the standard method of writing to the shift registers is to write 16 * N bits of data, corresponding to each switch in the daisy chain, with \overline{LE} set high. Once all 16 * N bits are written into the shift register, \overline{LE} is pulsed low for at least $t_{W\overline{LE}}$ to update the condition of the 16 * N switches in the daisy chain to the new state recorded in the shift register. Then \overline{LE} is set high again so that the state of the switches will not change until the next 16 * N bits are written into the shift register (and \overline{LE} is pulsed low again following the 16 * N bit write).

The CLR pin, when asserted high, causes all the 16 switches in TMUX9616x to turn OFF, regardless of the state of the bits in the 16-bit shift register. When the CLR pin asserted low, the switches will then use the shift register again to set its values.

For more details on programming the shift register and the logic state of each switch, see the *Device Logic Table* section. For more details of programming the shift register with the correct digital timings, see the *Timing Diagrams* section and the *Digital Timings* table. For more details on the maximum speeds obtainable in daisy chain mode depending on device configuration, see the *Switching Characteristics* table. Figure 7-1 shows more details on how to connect the TMUX9616x device's in daisy chain mode.



Figure 7-1. Daisy Chain System Block Diagram



7.3.4 Latch-Up Immunity by Device Construction

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX9616x is constructed on silicon on insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage, fast voltage slew rates, and current injections. The latch-up immunity feature allows the TMUX9616x to be used in harsh environments. For more information on latch-up immunity, refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

7.4 Device Functional Modes

7.4.1 Normal Mode

In normal mode operation, TMUX9616x is controlled by its digital logic, which is detailed in the *Device Digital Logic Control* section. In normal mode, switches are available to be used to pass high voltage ± 110 V signals (signals from V_{SS} to V_{DD}). More details of the device operation in normal mode can be found in the *Feature Description* and *Device Logic Table* sections.

7.4.2 Device Power Up

TMUX9616x will be powered up once V_{LL} , V_{DD} , and V_{SS} reach their final voltage. V_{LL} , V_{DD} , and V_{SS} can be powered up in any order (there is no power sequencing requirement). The device digital logic control will not receive updates until both V_{LL} , V_{DD} , and V_{SS} are powered up. Additionally, after V_{LL} , V_{DD} , and V_{SS} are powered up, the system FPGA or controller should wait at least 500 µs until writing to the device digital logic control. For more details on the device digital logic control, see the *Device Digital Logic Control* section.

On power-up, all 16 switches in TMUX9616x will be in the OFF state.

7.5 Device Logic Table

	puts										
	1		uts	1	I	Guipuis			I		
D0	D1		D15	LE	CLR	SW0	SW1		SW15		
0	—		—	L	L	OFF	_		_		
1	—		_	L	L	ON	—		—		
_	0		_	L	L	_	OFF	-			—
_	1		_	L	L	_	ON		_		
_	—		_	L	L	_	_]	—		
_	—		_	L	L	—	—		—		
_	—		0	L	L	—	—		OFF		
—	—		1	L	L	—	—		ON		
х	х	х	х	н	L	HOLD PREVIOUS STATE					
х	х	х	х	x	н	OFF	OFF	OFF	OFF		

Table 7-1. Device Logic Table (1) (2) (3) (4) (5) (6) (7)

(1) All 16 switches operate independently.

(2) Serial data is clocked in on the rising edge of CLK. Data is shifted in on the DIN pin with the most-significant bit (MSB) first.

(3) The switches go to a state of retaining their present state on the rising edge of the LE pin. Once the LE pin is high, updates to the shift register no longer change the condition of the 16 switches until the LE pin is made low again. When the LE is low, the shift register data flows through the latch.

- (4) Shift register clocking has no effect on the switch states if the LE pin is high.
- (5) DOUT is the data output pin of the 16 bit shift register for daisy chaining multiple muxes together. It is the data of the DIN clock shifted by the 16 clock cycles.
- (6) The CLR input overrides all other inputs.
- (7) While $\overline{LE} = H$ or CLR = H, if the CLK pin still receiving a valid clock signal, DIN will still function and input data into the shift register, and DOUT will still output the contents on the shift register. However, while $\overline{LE} = H$ or CLR = H, the state of the analog switches is no longer dependent on the contents of the shift register, but rather takes the state per this logic table.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TMUX9616x is a 16-channel low harmonic distortion, low resistance, low capacitance, high-voltage analog switch integrated circuit (IC) with latch-up immunity. Each device has 16 independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The device can support high voltage supplies and signals up to ±110V. It comes in popular, pin-to-pin (P2P) 48-pin QFP package for 16CH SPST multiplexers. This makes TMUX9616x a great replacement in an existing design with fixed foot print, where improvement is needed on harmonic distortion performance of the system. Also, TMUX9616x a great solution any time the application may require a leaded package.

8.2 Typical Application

Figure 8-1 shows a multiplexer configuration that is found in a variety of ultrasound applications. Two TX7516 are used to provide 32 TX/RX channels, and 8x TMUX9616x are used to multiplex the 32 TX/RX channels to 128 piezoelectric (PZT) elements, making a 4:1 multiplexer configuration. An FPGA controls both the TX7516 and TMUX9616x using SPI.



Figure 8-1. TMUX9616x Application Schematic



8.2.1 Design Requirements

PARAMETERS	VALUES
Positive analog supply (V _{DD}) TMUX9616x	+110 V
Negative analog supply (V _{SS}) TMUX9616x	-110 V
Logic supply (V _{LL}) TMUX9616x	5 V
Pulser supply A (PHV_A/MHV_A) TX7516	+100 V/-100 V
Pulser supply B (PHV_B/MHV_B) TX7516	+60 V/-60 V
Analog signal support TMUX9616x	±110 V
Maximum SPI speed supported TMUX9616x	72 MHz
System level HD2PC target requirement	≥40 dB
System level HD1PC target requirement	≥40 dB
System test load	100 Ω 100 pF

Table 8-1. Design Parameters

8.2.2 Detailed Design Procedure

Figure 8-1 shows a system configuration found in a variety of ultrasound applications. The TX7516 has two supply rails A (PHV_A/MHV_A) and B (PHV_B/MHV_B) that enable switching between multiple TX levels for 3-Level mode, and also enable transmitting 5-Level mode. Each supply channel (A or B) can both provide up to 2 A output current, and the two channels can be operated in parallel for a 4 A output mode. Two TX7516 are used to provide 32 TX channels, and eight TMUX9616x are used to multiplex the 32 TX channels to the 128 PZT elements (4:1 mux configuration). Supply A will transmit at ±100 V, and supply B will transmit ±60 V.

A very important system level requirement for good image quality is to target \geq 40 dB for both HD2PC and HD1PC (harmonic distortion pulse cancellation). The entire system, including both the TX7516 pulser and TMUX9616x mux, must output a TX signal at \geq 40 dB. TX7516 is a pulser with excellent output signal performance, performing higher than the \geq 40 dB target. Additionally, TMUX9616x is an excellent multiplexer, having minimal and in many cases negligible impact on the HD2PC/HD1PC performance, keeping the output signal performance high for good image quality while also allowing to increase the number of PZT elements in the system without increasing the number of pulser TX channels.

An example system use case using the TX7516EVM with the TMUX9616x EVM was performed first with the TMUX9616x removed and replaced with a pass through connection. Second, the same system level use case was performed by removing the pass through connection and adding the TMUX9616x back into the signal path. For a ±100 V pulser supply in this system use case, transmitting in 3-level mode with 5 cycles at 5 MHz with a 100 $\Omega \parallel$ 100 pF test load, TX7516 alone performed with an HD2PC of 49 dB and an HD1PC of 67 dB. For the same use case, adding in TMUX9616x into the signal path, the system performed with an HD2PC of 54 dB and an HD1PC of 60 dB. Therefore, in this use case the TMUX9616x has negligible impact on the system level HD2PC/HD1PC performance; TX7516, by itself, and TX7516 with TMUX9616x in its signal path perform at an HD2PC/HD1PC performance level well above 40 dB.

For more details on the HD2PC and HD1PC performance of TX7516 and TMUX9616x across multiple supply levels, see the *Application Curves*. Additionally, some example use cases are plotted in the time domain and frequency domain for observation.



8.2.3 Application Curves





8.3 Power Supply Recommendations

The TMUX9616x supports a wide signal range of ±110 V (signals from V_{SS} to V_{DD}). It is recommended to use a supply decoupling capacitor of at least 0.1 μ F at the V_{DD} pin to ground and at the V_{SS} pin to ground. It is also recommended to use a supply decoupling capacitor for the logic supply V_{LL} of at least 0.1 μ F (V_{LL} pin to ground).



The TMUX9616x EVM uses 1 μ F capacitor in parallel with a 0.1 μ F capacitor for both the V_{DD}, V_{SS}, and V_{LL} supply pins.

There are no specific power sequencing requirements between the V_{DD} , V_{SS} , and V_{LL} supplies.

8.4 Layout

8.4.1 Layout Guidelines

The following image shows an example of a PCB layout with the TMUX9616x. Some key considerations are as follows:

- For reliable operation, connect at least one decoupling capacitor of at least 0.1 μ F of capacitance between V_{DD} and V_{SS} to GND. The TMUX9616 EVM uses a 0.1 μ F in parallel with a 1 μ F capacitor. It is recommended to place the lowest value capacitor as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.

8.4.2 Layout Example



Figure 8-14. TMUX9616 Layout Example



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (September 2023) to Revision A (December 2024)	Page
•	Added TMUX9616N	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX9616PTR	ACTIVE	LQFP	PT	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TM9616	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX9616PTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

10-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX9616PTR	LQFP	PT	48	1000	336.6	336.6	31.8

PACKAGE OUTLINE

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MS-026.
 This may also be a thermally enhanced plastic package with leads conected to the die pads.



PT0048A

PT0048A

EXAMPLE BOARD LAYOUT

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PT0048A

EXAMPLE STENCIL DESIGN

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated