SPNS080A - MARCH 2004 - REVISED MARCH 2006

- High-Performance Static CMOS Technology
- TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™)
  - 24-MHz System Clock (48-MHz Pipeline Mode)
  - Independent 16/32-Bit Instruction Set
  - Open Architecture With Third-Party Support
  - Built-In Debug Module
  - Utilizes Big-Endian Format
- Integrated Memory
  - 64K-Byte Program ROM
    - ROM Pipeline Wrapper (RPW)
  - 4K-Byte Static RAM (SRAM)
- Operating Features
  - Core Supply Voltage (V<sub>CC</sub>): 1.81 V 2.06 V
  - Core Supply Voltage (V<sub>CC</sub>): 1.70 V 2.06 V
     When Used from -40 to 85C
  - I/O Supply Voltage (V<sub>CCIO</sub>): 3.0 V 3.6 V
  - Low-Power Modes: STANDBY and HALT
  - Industrial and Automotive Temperature Ranges
- 470+ System Module
  - 32-Bit Address Space Decoding
  - Bus Supervision for Memory and Peripherals
  - Analog Watchdog (AWD) Timer
  - Real-Time Interrupt (RTI)
  - System Integrity and Failure Detection
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
  - Multiply-by-4 or -8 Internal ZPLL Option
  - ZPLL Bypass Mode
- Six Communication Interfaces:
  - Two Serial Peripheral Interfaces (SPIs)
    - 255 Programmable Baud Rates
  - Two Serial Communications Interfaces (SCIs)
    - 2<sup>24</sup> Selectable Baud Rates
    - Asynchronous/Isosynchronous Modes
  - Standard CAN Controller (SCC)
    - 16-Mailbox Capacity
    - Fully Compliant With CAN Protocol, Version 2.0B

- Class II Serial Interface (C2SIa)
  - Two Selectable Data Rates
  - Normal Mode 10.4 Kbps and 4X Mode 41.6 Kbps
- High-End Timer (HET)
  - 13 Programmable I/O Channels:
    - 12 High-Resolution Pins
    - 1 Standard-Resolution Pin
  - High-Resolution Share Feature (XOR)
  - HET RAM (64-Instruction Capacity)
- 10-Bit Multi-Buffered ADC (MibADC)
   8-Channel
  - 64-Word FIFO Buffer
  - Single- or Continuous-Conversion Modes
  - 1.55 μs Minimum Sample and Conversion Time
  - Calibration Mode and Self-Test Features
- Six External Interrupts
- Flexible Interrupt Handling
- 5 Dedicated General-Purpose I/O (GIO) Pins,
   1 Input-Only GIO Pin, and 34 Additional
   Peripheral I/Os
- External Clock Prescale (ECP) Module
  - Programmable Low-Frequency External Clock (CLK)
- On-Chip Scan-Base Emulation Logic,
   IEEE Standard 1149.1<sup>†</sup> (JTAG) Test-Access Port
- 80-Pin Plastic Low-Profile Quad Flatpack (PN Suffix)
- Development System Support Tools Available
  - Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE)
  - HET Assembler and Simulator
  - Real-Time In-Circuit Emulation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio is a trademark of Texas Instruments.


ARM7TDMI is a trademark of Advanced RISC Machines (ARM) Limited.

All trademarks are the property of their respective owners.

† The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.



#### TMS470R1VC334A 80-PIN PN PACKAGE (TOP VIEW)



†GIOA[0]/INT0 (pin 23) is an input-only GIO pin.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### description

The TMS470R1VC334A<sup>†</sup> device is a member of the Texas Instruments TMS470R1x family of general-purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VC334A microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1VC334A utilizes the big-endian format, where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The VC334A RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The VC334A device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements
- 64K-byte ROM with RPW
- 4K-byte SRAM
- Zero-pin phase-locked loop (ZPLL) clock module
- Analog watchdog (AWD) timer
- Real-time interrupt (RTI) module
- Two serial peripheral interface (SPI) modules
- Two serial communications interface (SCI) modules
- Standard CAN controller (SCC)
- Class II serial interface (C2SIa)
- 10-bit multi-buffered analog-to-digital converter (MibADC), 8-input channels
- High-end timer (HET) controlling 13 I/Os
- External Clock Prescale (ECP)
- Up to 39 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include: address decoding; memory protection; memory and peripherals bus supervision; reset and abort exception management; prioritization for all internal interrupt sources; device clock control; and parallel signature analysis (PSA). This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

The VC334A memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The ROM memory on the VC334A device is programmable read-only memory that is masked at the time of device fabrication. The ROM operates with a system clock frequency of up to 24 MHz. In pipeline mode, the ROM operates with a system clock frequency of up to 48MHz. For more detailed information on the ROM Pipeline Wrapper, see the TMS470R1x ROM Pipeline Wrapper (RPW) Reference Guide (literature number SPNU009).

<sup>†</sup> Throughout the remainder of this document, the TMS470R1VC334A device name shall be referred to as either their full device name or VC334A.



SPNS080A - MARCH 2004 - REVISED MARCH 2006

### description (continued)

The VC334A device has six communication interfaces: two SPIs, two SCIs, an SCC, and a C2SIa. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard Non-Return-to-Zero (NRZ) format. The SCC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The SCC is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. The C2SIa allows the VC334A to transmit and receive messages on a class II network following an SAE J1850<sup>†</sup> standard. For more detailed functional information on the SPI, SCI, and SCC peripherals, see the specific TMS470R1x Peripheral Reference Guides (literature numbers SPNU195, SPNU196, and SPNU197, respectively). For more detailed functional information on the C2SIa peripheral, see the TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide (literature number SPNU218).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

The VC334A HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET)* Reference Guide (literature number SPNU199).

The VC334A device has a 10-bit-resolution sample-and-hold MibADC. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which are triggerable by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK<sup>‡</sup> to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other VC334A device modules. For more detailed functional information on the ZPLL, see the *TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide* (literature number SPNU212).

The VC334A device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).

<sup>‡</sup> ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.



<sup>†</sup>SAE Standard J1850 Class B Data Communication Network Interface


### device characteristics

The TMS470R1VC334A device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the TMS470R1VC334A device except the SYSTEM and CPU, which are generic. The COMMENTS column aids the user in software-programming and references device-specific information.

**Table 1. Device Characteristics** 

CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1VC334A	COMMENTS FOR VC334A
		MEMORY
For the number of memory sele	ects on this device, see the Memor	y Selection Assignment table (Table 2).
INTERNAL MEMORY	64K-Byte ROM 4K-Byte SRAM	ROM is pipeline-capable.  The VC334A RAM is implemented in one 4K array selected by two memory-select signals (see the Memory Selection Assignment table, Table 2).
	PE	RIPHERALS
		errupt Priority table (Table 4). And for the 1K peripheral address ranges and Module Base Address table (Table 3).
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.
GENERAL-PURPOSE I/Os	5 I/O 1 Input only	Port A has six (6) external pins – GIOA[2]/INT2 and GIOA[3]/INT3 are not available.
ECP	YES	
C2SIa	1	
SCI	1 (3-pin) 1 (2-pin)	SCI2 has no external clock pin, only transmit/receive pins (SCI2TX and SCI2RX).
CAN (HECC and/or SCC)	1 SCC	Standard CAN controller
SPI (5-pin, 4-pin or 3-pin)	1 (5-pin) 1 (4-pin)	SPI2 has no chip select pin.
HET with XOR Share	13 I/O	The VC334A device has both the logic and registers for a full 32-I/O HET implemented, even though not all 32 pins are available externally.  The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the <i>TMS470R1x High-End Timer (HET) Reference Guide</i> (literature number SPNU199).
HET RAM	64-Instruction Capacity	
MibADC	10-bit, 8-channel 64-word FIFO	8-channel MibADC. Both the logic and registers for a full 16-channel MibADC are present.
CORE VOLTAGE	1.81 - 2.06 V 1.70 - 2.06 V (-40 to 85C)	The 1.70 - 2.06 V range applies when operating between -40 and 85C.
I/O VOLTAGE	3.0 - 3.6 V	
PINS	80	
PACKAGE	PN	

### functional block diagram



†GIOA[0]/INT[0] is an input-only GIO pin.



### **Terminal Functions**

TERMINAL			INTERNAL				
NAME	NAME VC334A		PULLUP/	DESCRIPTION			
NAME	VC334A		PULLDOWN§				
		1	HIC	GH-END TIMER (HET)			
HET[0]	72			The VC334A device has both the logic and registers for a full 32-I/O HET implemented, even though not all 32 pins are available externally.			
HET[2]	77			implemented, even though not all 32 pins are available externally.			
HET[4]	78			Timer input capture or output compare. The HET[31:0] applicable pins can be			
HET[6]	79			programmed as general-purpose input/output (GIO) pins.			
HET[7]	80			HET pins [22, 20, 18, 16, 14, 12, 8, 7, 6, 4, 2, and 0]are high-resolution pins for			
HET[8]	45			VC334A.			
HET[12]	15	3.3-V I/O	IPD	HET[24] is a standard-resolution pin.			
HET[14]	14			TI 1:1			
HET[16]	13			The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not			
HET[18]	39			the odd pin is available externally. If an odd pin is available externally and shared,			
HET[20]	38			then the odd pin can only be used as a general-purpose I/O. For more information			
HET[22]	37			on HR SHARE, see the TMS470R1x High-End Timer Reference Guide (literature			
HET[24]	27		CTANDAD	number SPNU199).			
CANCDY	40	221/1/0	STANDAR	D CAN CONTROLLER (SCC)			
CANSRX	49	3.3-V I/O	IPU	SCC receive pin or GIO pin			
CANSTX	50	3.3-V I/O	_	SCC transmit pin or GIO pin			
C2Clal DNI	20	221/1/0	T	SERIAL INTERFACE (C2SIA)			
C2SIaLPN C2SIaRX	28	3.3-V I/O 3.3-V I/O	IPD	C2SIa module loopback enable pin or GIO pin			
C2SIaRX C2SIaTX	30	3.3-V I/O	IPD	C2SIa module receive data input pin or GIO pin C2SIa module transmit data output pin or GIO pin			
CZSIATA	29	3.3-1 1/0		RAL-PURPOSE I/O (GIO)			
GIOA[0]/INT0	23	221/1	GENE	General-purpose input/output pins. GIOA[0]/INT[0] is an input-only pin.			
GIOA[0]/INT1/	23	3.3-V I	3.3-V I	3.3-V I	3.3-V I		GIOA[7:0]/INT[7:0] are interrupt-capable pins.
ECLK	24						
GIOA[4]/INT4	20		IPD	GIOA[1]/INT[1]/ECLK pin is multiplexed with the external clock-out function of the			
GIOA[5]/INT5	19	3.3-V I/O		external clock prescale (ECP) module.			
GIOA[6]/INT6	18			GIOA[2]/INT[2] and GIOA[3]/INT[3]] pins are not applicable on the VC334A			
GIOA[7]/INT7	17			device.			
	-	MULTI-E	BUFFERED ANA	LOG-TO-DIGITAL CONVERTER (MibADC)			
ADEVT	56	3.3-V I/O		MibADC event input. ADEVT can be programmed as a GIO pin.			
ADIN[0]	60						
ADIN[2]	59			MibADC analog input pins			
ADIN[4]	58			INIDADO analog iriput piris			
ADIN[6]	57	3.3-V I	IPD	The VC334A device has only 8 input channels but all S/W registers are capable.			
ADIN[8]	64	3.3-41		ADIN[15,13, 11, 9, 7, 5, 3, and 1] pins are not applicable to the VC334A device.			
ADIN[10]	62						
ADIN[12]	63						
ADIN[14]	61						
AD <sub>REFHI</sub>	65	3.3-V REF I		MibADC module high-voltage reference input			
AD <sub>REFLO</sub>	66	GND REF I		MibADC module low-voltage reference input			
V <sub>CCAD</sub>	67	3.3-V PWR		MibADC analog supply voltage			
V <sub>SSAD</sub>	68	GND		MibADC analog ground reference			
	_1			,			

<sup>†</sup> I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

<sup>§</sup> IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



<sup>‡</sup> All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

## **Terminal Functions (Continued)**

TERMIN	AL		INTERNAL	D. T. O. D. I. T. O. L. I. T. I. T. O. L. I. T. O. L. I. T. O. L. I. T.	
NAME	VC334A	TYPE <sup>†‡</sup>	PULLUP/ PULLDOWN§	DESCRIPTION	
			l .	L ERIPHERAL INTERFACE 1 (SPI1)	
SPI1CLK	5		<u> </u>	SPI1 clock. SPI1CLK can be programmed as a GIO pin.	
SPI1ENA	1			SPI1 chip enable. SPI1ENA can be programmed as a GIO pin.	
SPI1SCS	2	3.3-V I/O	IPD	SPI1 slave chip select. SPI1SCS can be programmed as a GIO pin.	
SPI1SIMO	3			SPI1 data stream. Slave in/master out. SPI1SIMO can be programmed as a GIO pin.	
SPI1SOMI	4			SPI1 data stream. Slave out/master in. SPI1SOMI can be programmed as a GIO pin.	
	1	<u>l</u>	SERIAL P	ERIPHERAL INTERFACE 2 (SPI2)	
SPI2CLK	33			SPI2 clock. SPI2CLK can be programmed as a GIO pin.	
SPI2ENA	36			SPI2 chip enable. SPI2ENA can be programmed as a GIO pin.	
SPI2SIMO	34	3.3-V I/O	IPD	SPI2 data stream. Slave in/master out. SPI2SIMO can be programmed as a GIO pin.	
SPI2SOMI	35			SPI2 data stream. Slave out/master in. SPI2SOMI can be programmed as a GIO pin.	
	1	ı	ZERO-PI	N PHASE-LOCKED LOOP (ZPLL)	
OSCIN	8	1.8-V I		Crystal connection pin or external clock input	
OSCOUT	7	1.8-V O		External crystal connection pin	
PLLDIS	41	3.3-V I	IPD	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
	•		SERIAL COM	IMUNICATIONS INTERFACE 1 (SCI1)	
SCI1CLK	51	3.3-V I/O	IPD	SCI1 clock. SCI1CLK can be programmed as a GIO pin.	
SCI1RX	53	3.3-V I/O	IPU	SCI1 data receive. SCI1RX can be programmed as a GIO pin.	
SCI1TX	52	3.3-V I/O	IPU	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.	
	•	•	SERIAL COM	IMUNICATIONS INTERFACE 2 (SCI2)	
SCI2RX	25	3.3-V I/O	IPU	SCI2 data receive. SCI2RX can be programmed as a GIO pin.	
SCI2TX	26	3.3-V I/O	IPU	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.	
				SYSTEM MODULE (SYS)	
CLKOUT	48	3.3-V I/O	IPD	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.	
PORRST	16	3.3-V I	IPD	Input master chip power-up reset. External V <sub>CC</sub> monitor circuitry must assert a	
FURROI	10	3.3-V I	IFD	power-on reset.	
RST	10	3.3-V I/O	IPU	Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset.  On this pin, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.	

<sup>†</sup> I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

<sup>‡</sup> All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

<sup>§</sup> IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### **Terminal Functions (Continued)**

TERMINAL			INTERNAL				
	NAME VC334A TYP		PULLUP/	DESCRIPTION			
NAME	VC334A		PULLDOWN§				
	•		WATCHDOG/R	EAL-TIME INTERRUPT (WD/RTI)			
AWD	40 3		IPD	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected. If the user is not using AWD, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.  For more details on the external RC network circuit, see the TMS470R1x System Module Reference Guide (literature number SPNU189) and the application note Analog Watchdog Resistor, Capacitor and Discharge Interval Selection			
				Constraints (literature number SPNA005).			
TOK	4.4	0.0.1/1		TEST/DEBUG (T/D)			
TCK	44	3.3-V I	IPD	Test clock. TCK controls the test hardware (JTAG).			
TDI	42	3.3-V I	IPU	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).			
TDO	43	3.3-V O	IPD	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).			
TEST	22	3.3-V I	IPD	Test enable. Reserved for internal use only. TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.			
TMS	69	3.3-V I	IPU	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG).			
TMS2	70	3.3-V I	IPU	Serial input for controlling the second TAP. TI recommends that this pin be connected to $V_{\text{CCIO}}$ or pulled up to $V_{\text{CCIO}}$ by an external resistor.			
TRST	21	3.3-V I	IPD	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that this pin be pulled down to ground by an external resistor.			
			SUPPL	Y VOLTAGE CORE (1.8 V)			
	9						
V <sub>CC</sub>	32	1.8-V		Core logic cumply voltage			
VCC	55	PWR		Core logic supply voltage			
	74						
			SUPPLY V	OLTAGE DIGITAL I/O (3.3 V)			
V <sub>CCIO</sub>	12	3.3-V		Digital I/O supply voltage			
- 0010	47	PWR					
			SUI	PPLY GROUND CORE			
	6						
.,	31	a					
$V_{SS}$	54	GND		Core supply ground reference			
	71						
	73		01,22	LV ODGUND DIGITAL I/O			
	44		SUPPI	LY GROUND DIGITAL I/O			
V <sub>SSIO</sub>	11 46	GND		Digital I/O supply ground reference			

<sup>†</sup> I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect


<sup>‡</sup> All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

<sup>§</sup>IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

### VC334A DEVICE-SPECIFIC INFORMATION

### memory

Figure 1 shows the memory map of the VC334A device.



NOTES: A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000\_0000 to 0xFFE0\_0000.

B. The CPU registers are not a part of the memory map.

Figure 1. Memory Map



### memory selects

Memory selects allow the user to address memory arrays (i.e., ROM, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. The decoded block size for the ROM memory on this device is 0x00100000. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 2.

MEMORY SELECT	MEMORY SELECTED (ALL INTERNAL)	MEMORY SIZE	MPU	MEMORY BASE ADDRESS REGISTER	STATIC MEM CTL REGISTER
0 (fine)	ROM	64K	NO	MFBAHR0 and MFBALR0	
1 (fine)	ROM	641	NO	MFBAHR1 and MFBALR1	
2 (fine)	RAM	41¢†	YES	MFBAHR2 and MFBALR2	
3 (fine)	RAM	4K <sup>†</sup>	YES	MFBAHR3 and MFBALR3	
4 (fine)	HFT RAM	1K		MFBAHR4 and MFBALR4	SMCR1

Table 2. Memory Selection Assignment

#### RAM

The VC334A device contains 4K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. This VC334A RAM is implemented in one 4K array selected by two memory-select signals. This VC334A configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects *cannot* be offset from each other by the multiples of the size of the physical RAM (i.e., 4K for the VC334A device). The VC334A RAM is addressed through memory selects 2 and 3.

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

### **ROM**

The VC334A program ROM consists of 64K bytes mask programmable read-only memory. The program ROM is used for permanent storage of data or instructions. Programming the mask ROM is performed at the time of device fabrication.

#### **HET RAM**

The VC334A device contains HET RAM. The HET RAM has a 64-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. The HET RAM is addressed through memory select 4.



<sup>†</sup>The starting addresses for both RAM memory-select signals *cannot* be offset from each other by a multiple of the user-defined block size in the memory-base address register.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### peripheral selects and base addresses

The VC334A device uses ten of the sixteen peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals and SYS module begin at the base addresses shown in Table 3.

Table 3. VC334A Peripherals and System Module Base Addresses

CONNECTING MODULE	ADDRE	SS RANGE	PERIPHERAL SELECTS
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	FERIFHERAL SELECTS
SYSTEM	0XFFFF_FD00	0XFFFF_FFFF	N/A
RESERVED	0XFFF8_0000	0XFFFF_FCFF	N/A
HET	0XFFF7_FC00	0XFFF7_FFFF	PS[0]
SPI1	0XFFF7_F800	0XFFF7_FBFF	PS[1]
SCI2	0XFFF7_F500	0XFFF7_F7FF	DSIO
SCI1	0XFFF7_F400	0XFFF7_F4FF	PS[2]
ADC	0XFFF7_F000	0XFFF7_F3FF	PS[3]
GIO/ECP	0XFFF7_EC00	0XFFF7_EFFF	PS[4]
RESERVED	0XFFF7_E400	0XFFF7_EBFF	PS[5] - PS[6]
SCC	0XFFF7_E000	0XFFF7_E3FF	PS[7]
SCC RAM	0XFFF7_DC00	0XFFF7_DFFF	PS[8]
RESERVED	0XFFF7_D800	0XFFF7_DBFF	PS[9]
SPI2	0XFFF7_D400	0XFFF7_D7FF	PS[10]
RESERVED	0XFFF7_CC00	0XFFF7_D3FF	PS[11] - PS[12]
C2SIA	0XFFF7_C800	0XFFF7_CBFF	PS[13]
RESERVED	0XFFF7_C000	0XFFF7_C7FF	PS[14] - PS[15]
RESERVED	0XFFF0_0000	0XFFF7_BFFF	N/A
ROM CONTROL REGISTERS	0XFFE8_8000	0XFFE8_BFFF	N/A
MPU CONTROL REGISTERS	0XFFE8_4000	0XFFE8_4023	N/A

### interrupt priority

The central interrupt manager (CIM) portion of the SYS module manages the interrupt requests from the device modules (i.e., SPI1 or SPI2, SCI1 or SCI2, and RTI, etc.).

Although the CIM can accept up to 32 interrupt request signals, the VC334A device only uses 21 of those interrupt request signals. The request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The precedences of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For these channel priorities and the associated modules, see Table 4.

**Table 4. Interrupt Priority** 

MODULES	INTERRUPT SOURCES	INTERRUPT LEVEL/CHANNEL
SPI1	SPI1 end-transfer/overrun	0
RTI	COMP2 interrupt	1
RTI	COMP1 interrupt	2
RTI	TAP interrupt	3
SPI2	SPI2 end-transfer/overrun	4
GIO	Interrupt A	5
Reserved		6
HET	Interrupt A	7
Reserved		8
SCI1/SCI2	SCI1/SCI2 error interrupt	9
SCI1	SCI1 receive interrupt	10
C2Sla	C2SIa interrupt	11
Reserved		12
Reserved		13
SCC	Interrupt A	14
Reserved		15
MibADC	End event conversion	16
SCI2	SCI2 receive interrupt	17
Reserved		18
Reserved		19
SCI1	SCI1 transmit interrupt	20
System	SW interrupt (SSI)	21
Reserved		22
HET	Interrupt B	23
Reserved		24
SCC	Interrupt B	25
SCI2	SCI2 transmit interrupt	26
MibADC	End Group 1 conversion	27
Reserved		28
GIO	Interrupt B	29
MibADC	End Group 2 conversion	30
Reserved		31

SPNS080A - MARCH 2004 - REVISED MARCH 2006

#### **MibADC**

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The VC334A MibADC module can function in two modes: compatibility mode, where its programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group [event, group1 (G1), and group2 (G2)]. In buffered mode, the MibADC buffers can be serviced by interrupts.

### MibADC event trigger enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group 1 and the event group can be configured for event-triggered operation, providing up to two eventtriggered groups.
- The trigger source and polarity can be selected individually for both group 1 and the event group from the three options identified in Table 5.

SOURCE SELECT BITS FOR G1 OR EVENT **EVENT#** SIGNAL PIN NAME (G1SRC[1:0] or EVSRC[1:0]) EVENT1 00 **ADEVT EVENT2** 01 HET18 EVENT3 10 HET19<sup>†</sup> EVENT4 Reserved

**Table 5. MibADC Event Hookup Configuration** 

†HET[19] is not bonded out; it is an internal signal only.

For group 1, these event-triggered selections are configured via the group 1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC.[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC.[1:0]).

For more detailed functional information on the MibADC, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### development system support

Texas Instruments provides extensive hardware and software development support tools for the TMS470R1x family. These support tools include:

- Code Composer Studio™ Integrated Development Environment (IDE)
  - Fully integrated suite of software development tools
  - Includes Compiler/Assembler/Linker, Debugger, and Simulator
  - Supports Real-Time analysis, data visualization, and open API
- Optimizing C compiler
  - Supports high-level language programming
  - Full implementation of the standard ANSI C language
  - Powerful optimizer that improves code-execution speed and reduces code size
  - Extensive run-time support library included
  - TMS470R1x control registers easily accessible from the C program
  - Interfaces C functions and assembly functions easily
  - Establishes comprehensive, easy-to-use tool set for the development of high-performance microcontroller applications in C/C++
- Assembly language tools (assembler and linker)
  - Provides extensive macro capability
  - Allows high-speed operation
  - Allows extensive control of the assembly process using assembler directives
  - Automatically resolves memory references as C and assembly modules are combined
- TMS470R1x CPU Simulator
  - Provides capability to simulate CPU operation without emulation hardware
  - Allows inspection and modifications of memory locations
  - Allows debugging programs in C or assembly language
- XDS emulation communication kits
  - Allow high-speed JTAG communication to the TMS470R1x emulator or target board

For information on pricing and availability, contact the nearest TI field office or authorized distributor.

Code Composer Studio is a trademark of Texas Instruments.



SPNS080A - MARCH 2004 - REVISED MARCH 2006

### documentation support

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include: data sheets with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

#### User's Guides

- TMS470R1x 32-Bit RISC Microcontroller Family User's Guide (literature number SPNU134)
- TMS470R1x C/C++ Compiler User's Guide (literature number SPNU151)
- TMS470R1x Code Generation Tools Getting Started Guide (literature number SPNU117)
- TMS470R1x C Source Debugger User's Guide (literature number SPNU124)
- TMS470R1x Assembly Language Tools User's Guide (literature number SPNU118)
- TMS470R1x System Module Reference Guide (literature number SPNU189)
- TMS470R1x Direct Memory Access (DMA) Controller Reference Guide (literature number SPNU194)
- TMS470R1x Serial Peripheral Interface (SPI) Reference Guide (literature number SPNU195)
- TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
- TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
- TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199)
- TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
- TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206)
- TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
- TMS470R1x Class II Serial Interface B (C2SIa) Reference Guide (literature number SPNU218)
- TMS470R1x Expansion Bus Module (EBM) Reference Guide (literature number SPNU222)

### Application Reports:

- Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005)
- F05/C05 Power Up Reset and Power Sequencing Requirements (literature number SPNA009)

### device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.




Figure 2. TMS470R1x Family Nomenclature

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or Flash device, and an assigned device-specific part number (see Table 6). The VC334A device identification code register value is 0x0C5F.

Table 6. TMS470 Device ID Bit Allocation Register

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
FFFF_FFF0								Rese	rved							
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	VERSION				TF	R/F			PAR	T NUME	BER			1	1	1
	<u> </u>	R-	K		R-K	R-K				R-K				R-1	R-1	R-1

LEGEND:

For bits 3–15: R = Read only, -K = Value constant after RESET

For bits 0–2: R = Read only, -1 = Value after RESET

**Bits 31:16** Reserved. Reads are undefined and writes have no effect.

Bits 15:12 VERSION. Silicon version (revision) bits

These bits identify the silicon version of the device.

Bit 11 TF. Technology Family (TF) bit

This bit distinguishes the technology family core power supply:

0 = 3.3 V for F10/C10 devices 1 = 1.8 V for F05/C05 devices

Bit 10 R/F. ROM/Flash bit

This bit distinguishes between ROM and Flash devices:

0 = Flash device1 = ROM device

Bits 9:3 PART NUMBER. Device-specific part number bits

These bits identify the assigned device-specific part number.

The assigned device-specific part number for the VC334A device is: 0001011.

Bits 2:0 "1" Mandatory High. Bits 2,1, and 0 are tied high by default.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

## device part numbers

Table 7 lists all the available TMS470R1VC334A devices.

### **Table 7. Device Part Number**

DEVICE PART NUMBER	PROGRAM MEMORY		PACKAGE TYPE	TEMPERATURE RANGES				
	ROM	FLASH EEPROM	80-PIN LQFP	-40°C TO 85°C	-40°C TO 105°C	-40°C TO 125°C		
TMS470R1VC334APNA	X		X	X				
TMS470R1VC334APNT	Х		Х		X			
TMS470R1VC334APNQ	Х		X			Х		

### **DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS**

# absolute maximum ratings over operating free-air temperature range, Q version (unless otherwise noted) $^{\dagger}$

Supply voltage ranges: V <sub>CC</sub> (see Note 1)
Supply voltage ranges: V <sub>CCIO</sub> , V <sub>CCAD</sub> (see Note 1)
Input voltage range: All input pins
Input clamp current: $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CCIO}$ )
All pins except ADIN[0:11], $\overline{\text{PORRST}}$ , $\overline{\text{TRST}}$ , TEST and TCK
$I_{IK}$ ( $V_I < 0$ or $V_I > V_{CCAD}$ )
ADIN[0:11]
Operating free-air temperature ranges, T <sub>A</sub> : A version—40°C to 85°C
T version
Q version –40°C to 125°C
Operating junction temperature range, T <sub>J</sub>
Storage temperature range, T <sub>stq</sub> 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## device recommended operating conditions<sup>‡</sup>

			MIN	NOM	MAX	UNIT
V	Digital logic supply voltage (Core)	- 40C to 125C	1.81		2.06	V
V <sub>CC</sub>	Digital logic supply voltage (Core)	- 40C to 85C	1.70		2.06	V
V <sub>CCIO</sub>	Digital logic supply voltage (I/O)		3	3.3	3.6	V
V <sub>CCAD</sub>	ADC supply voltage		3	3.3	3.6	V
V <sub>SS</sub>	Digital logic supply ground			0		V
V <sub>SSAD</sub>	ADC supply ground		- 0.1		0.1	V
		A version	- 40		85	
$T_A$	Operating free-air temperature	T version	- 40		105	°C
		Q version	- 40		125	
T <sub>J</sub>	Operating junction temperature	<u>'</u>	- 40		150	°C

 $<sup>\</sup>ddagger$  All voltages are with respect to  $V_{SS}$ , except  $V_{CCAD}$ , which is with respect to  $V_{SSAD}$ .

NOTE 1: All voltage values are with respect to their associated grounds.

# electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted)<sup>†</sup>

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>hys</sub>	Input hysteresis			0.15			V	
V <sub>IL</sub>	Low-level input voltage	All inputs <sup>‡</sup> except OSCIN		- 0.3 0.8		0.8	V	
		OSCIN only		- 0.3		0.35 V <sub>CC</sub>		
M	High lavel input valtage	All inputs except OSCIN		2	\	/ <sub>CCIO</sub> +0.3	.,	
$V_{IH}$	High-level input voltage	OSCIN only		0.65 V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V	
$V_{th}$	Input threshold voltage	AWD only		1.35		1.8	V	
RDS <sub>ON</sub>	Drain to source on resistance	AWD only <sup>§</sup>	V <sub>OL</sub> = 0.35V @ I <sub>OL</sub> = 8mA			45	Ω	
V	1 1 1 1 1 1 1 1		$I_{OL} = I_{OL} MAX$			0.2 V <sub>CCIO</sub>	V	
$V_{OL}$	Low-level output voltage <sup>¶</sup>		I <sub>OL</sub> = 50 μA			0.2	V	
V		1	I <sub>OH</sub> = I <sub>OH</sub> MIN	0.8 V <sub>CCIO</sub>			V	
V <sub>OH</sub>	High-level output voltage <sup>¶</sup>		I <sub>OH</sub> = 50 μA	V <sub>CCIO</sub> - 0.2			V	
I <sub>IC</sub>	Input clamp current (I/O p	ins)#	$V_I < V_{SSIO} - 0.3 \text{ or } V_I > V_{CCIO} + 0.3$	-2		2	mA	
		I <sub>IL</sub> Pulldown	$V_I = V_{SS}$	-1		1	μА	
	Input current (I/O pins)	I <sub>IH</sub> Pulldown	$V_I = V_{CCIO}$	5		40		
I <sub>I</sub>		I <sub>IL</sub> Pullup	$V_I = V_{SS}$	-40		-5		
		I <sub>IH</sub> Pullup	$V_I = V_{CCIO}$	-1		1		
		All other pins	No pullup or pulldown	-1		1		
		CLKOUT, AWD, TDO	$V_{OL} = V_{OL} MAX$			8		
I <sub>OL</sub>	Low-level output current	RST, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	$V_{OL} = V_{OL} MAX$			4	mA	
		All other output pins	V <sub>OL</sub> = V <sub>OL</sub> MAX			2		
		CLKOUT, TDO	V <sub>OH</sub> = V <sub>OH</sub> MIN	-8				
I <sub>OH</sub>	High-level output current	SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	V <sub>OH</sub> = V <sub>OH</sub> MIN	-4			mA	
		All other output pins except RST	V <sub>OH</sub> = V <sub>OH</sub> MIN	-2				
C <sub>I</sub>	Input capacitance				2		pF	
C <sub>O</sub>	Output capacitance				3		pF	

<sup>†</sup> Source currents (out of the device) are negative while sink currents (into the device) are positive.



<sup>‡</sup>This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 28.

<sup>§</sup> These values help to determine the external RC network circuit. For more details, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

 $<sup>\</sup>P$   $V_{OL}$  and  $V_{OH}$  are linear with respect to the amount of load current ( $I_{OL}/I_{OH}$ ) applied.

<sup>#</sup> Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

<sup>\$\</sup>darkleft\psi D \text{ pulldown inputs} \leq 0.2 V. All pullup inputs \geq V\_CCIO − 0.2 V.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

# electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted) (continued)†

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	V <sub>CC</sub> Digital supply current (operating mode)	pipeline	SYSCLK = 48 MHz, ICLK = 24 MHz, V <sub>CC</sub> = 2.06 V			50	mA
I <sub>CC</sub>		non-pipeline	SYSCLK = 24 MHz, ICLK = 12 MHz, V <sub>CC</sub> = 2.06 V			35	mA
	V <sub>CC</sub> Digital supply current (standby mode)		OSCIN = 6 MHz, V <sub>CC</sub> = 2.06 V			3.0	mA
	V <sub>CC</sub> Digital supply current (halt mode)		V <sub>CC</sub> = 2.06 V			1.0	mA
	V <sub>CCIO</sub> Digital supply current (operating mode)		No DC load, V <sub>CCIO</sub> = 3.6 V <sup>★</sup>			10	mA
I <sub>CCIO</sub>	V <sub>CCIO</sub> Digital supply current (standby mode)		No DC load, V <sub>CCIO</sub> = 3.6 V <sup>★</sup>			300	μА
	V <sub>CCIO</sub> Digital supply current (halt mode)		No DC load, V <sub>CCIO</sub> = 3.6 V <sup>★</sup>			300	μА
	V <sub>CCAD</sub> supply current (operating mode)		All frequencies, V <sub>CCAD</sub> = 3.6 V			18	mA
I <sub>CCAD</sub>	V <sub>CCAD</sub> supply current (standby mode)		All frequencies, V <sub>CCAD</sub> = 3.6 V			20	μΑ
	V <sub>CCAD</sub> supply current (halt mode)		V <sub>CCAD</sub> = 3.6 V			20	μΑ

<sup>†</sup> Source currents (out of the device) are negative while sink currents (into the device) are positive.

<sup>‡</sup>This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 28.

<sup>§</sup> These values help to determine the external RC network circuit. For more details, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).


 $<sup>\</sup>P$   $V_{OL}$  and  $V_{OH}$  are linear with respect to the amount of load current ( $I_{OL}/I_{OH}$ ) applied.

<sup>#</sup> Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

<sup>\$\</sup>darkleft\psi D \text{ pulldown inputs} \leq 0.2 V. All pullup inputs \geq V\_CCIO − 0.2 V.

### PARAMETER MEASUREMENT INFORMATION



Where:  $I_{OL}$  =  $I_{OL}$  MAX for the respective pin (see Note A)  $I_{OH}$  =  $I_{OH}$  MIN for the respective pin (see Note A)

 $V_{LOAD} = 1.5 V$ 

C<sub>L</sub> = 150-pF typical load-circuit capacitance (see Note B)

NOTES: A. For these values, see the "electrical characteristics over recommended operating free-air temperature range" table.

B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 3. Test Load Circuit

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM	Compaction, CMPCT	RD	Read
CO	CLKOUT	RST	Reset, RST
ER	Erase	RX	SCInRX
ICLK	Interface clock	S	Slave mode
M	Master mode	SCC	SCInCLK
OSC, OSCI	OSCIN	SIMO	SPInSIMO
OSCO	OSCOUT	SOMI	SPInSOMI
Р	Program, PROG	SPC	SPInCLK
R	Ready	SYS	System clock
R0	Read margin 0, RDMRGN0	TX	SCInTX
R1	Read margin 1, RDMRGN1		

Lowercase subscripts and their meanings are:

а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	V	valid time

h hold time w pulse duration (width)


The following additional letters are used with these meanings:

Н	High	X	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		

### external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 4a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. **TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation.** The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8 V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 4b.



NOTE A: The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 4. Crystal/Clock Connection

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### ZPLL and clock specifications

### timing requirements for ZPLL circuits enabled or disabled

		MIN	TYP	MAX	UNIT
f <sub>(OSC)</sub>	Input clock frequency	4		20	MHz
t <sub>c(OSC)</sub>	Cycle time, OSCIN	50			ns
t <sub>w(OSCIL)</sub>	Pulse duration, OSCIN low	15			ns
t <sub>w(OSCIH)</sub>	Pulse duration, OSCIN high	15			ns
f <sub>(OSCRST)</sub>	OSC FAIL frequency <sup>†</sup>		53		kHz

<sup>†</sup> Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

## switching characteristics over recommended operating conditions for clocks<sup>‡§</sup>

	PARAMETER	TEST CONDITIONS¶	MIN	MAX	UNIT
f	System clock frequency	Pipeline mode enabled		48	MHz
f <sub>(SYS)</sub>	System clock frequency	Pipeline mode disabled		24	IVIITZ
f	Interfered clock fraguency	Pipeline mode enabled		25	MHz
f <sub>(ICLK)</sub>	Interface clock frequency	Pipeline mode disabled		24	IVI⊓∠
f	External clock output fraguancy for ECD Modula	Pipeline mode enabled		25	MHz
f <sub>(ECLK)</sub>	External clock output frequency for ECP Module	Pipeline mode disabled		24	IVI⊓∠
+	Cycle time ayatam alaak	Pipeline mode enabled	20.8		20
t <sub>c(SYS)</sub>	Cycle time, system clock	Pipeline mode disabled	41.6		ns
<b>t</b>	Cycle time interfere clock	Pipeline mode enabled	40		20
t <sub>c(ICLK)</sub>	Cycle time, interface clock	Pipeline mode disabled	41.6		ns
t .==	Cycle time, ECP module external clock output	Pipeline mode enabled	40		20
t <sub>c(ECLK)</sub>	Cycle time, ECF module external clock output	Pipeline mode disabled	41.6		ns

 $<sup>\</sup>ddagger f_{(SYS)} = M \times f_{(OSC)} / R$ , where M = {4 or 8}, R = {1,2,3,4,5,6,7,8} when PLLDIS = 0. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL.[2:0]) and M is the PLL multiplier determined by the MULT4 bit also in the GLBCTRL register (GLBCTRL.3).

 $f_{(SYS)} = f_{(OSC)} / R$ , where  $R = \{1,2,3,4,5,6,7,8\}$  when PLLDIS = 1.

 $f_{(ICLK)} = f_{(SYS)} / X$ , where  $X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}$ . X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

 $<sup>\</sup>S f_{(ECLK)} = f_{(ICLK)} / N$ , where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

<sup>¶</sup> Pipeline mode enabled or disabled is determined by the ENPIPE bit (REGOPT.0).

## ZPLL and clock specifications (continued)

# switching characteristics over recommended operating conditions for external clocks (see Figure 5 and Figure 6) $^{\dagger \pm \S}$

NO.	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		SYSCLK or MCLK¶	$0.5t_{c(SYS)} - t_f$		
1	$t_{w(COL)}$ Pulse duration, CLKOUT low	ICLK, X is even or 1#	$0.5t_{c(ICLK)} - t_{f}$		ns
		ICLK, X is odd and not 1#	$0.5t_{c(ICLK)} + 0.5t_{c(SYS)} - t_{f}$		
		SYSCLK or MCLK <sup>¶</sup>	$0.5t_{c(SYS)} - t_r$		
2	$t_{w(COH)}$ Pulse duration, CLKOUT high	ICLK, X is even or 1#	$0.5t_{c(ICLK)} - t_r$		ns
		ICLK, X is odd and not 1#	$0.5t_{\text{c(ICLK)}} - 0.5t_{\text{c(SYS)}} - t_{\text{r}}$		
		N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		
3	t <sub>w(EOL)</sub> Pulse duration, ECLK low	N is odd and X is even	$0.5t_{c(ECLK)} - t_{f}$		ns
		N is odd and X is odd and not 1	$0.5t_{c(ECLK)} + 0.5t_{c(SYS)} - t_{f}$		
		N is even and X is even or odd	$0.5t_{c(ECLK)} - t_r$		
4	t <sub>w(EOH)</sub> Pulse duration, ECLK high	N is odd and X is even	$0.5t_{c(ECLK)} - t_r$		ns
		N is odd and X is odd and not 1	$0.5t_{c(ECLK)} - 0.5t_{c(SYS)} - t_r$		

<sup>†</sup> X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

<sup>#</sup> Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 5. CLKOUT Timing Diagram




Figure 6. ECLK Timing Diagram

<sup>‡</sup> N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

<sup>§</sup> CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.

<sup>¶</sup> Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).

## **RST and PORRST timings**

# timing requirements for PORRST (see Figure 7)

NO.			MIN	MAX	UNIT
	V <sub>CCPORL</sub>	V <sub>CC</sub> low supply level when PORRST must be active during power up		0.6	V
	V <sub>CCPORH</sub>	V <sub>CC</sub> high supply level when PORRST must remain active during power up and become active during power down	1.5		V
	V <sub>CCIOPORL</sub>	V <sub>CCIO</sub> low supply level when PORRST must be active during power up		1.1	V
	V <sub>CCIOPORH</sub>	V <sub>CCIO</sub> high supply level when PORRST must remain active during power up and become active during power down	2.75		V
	V <sub>IL</sub>	Low-level input voltage after V <sub>CCIO</sub> > V <sub>CCIOPORH</sub>		0.2 V <sub>CCIO</sub>	V
	V <sub>IL(PORRST)</sub>	Low-level input voltage of PORRST before V <sub>CCIO</sub> > V <sub>CCIOPORL</sub>		0.5	V
3	t <sub>su(PORRST)r</sub>	Setup time, $\overline{\text{PORRST}}$ active before $V_{\text{CCIO}} > V_{\text{CCIOPORL}}$ during power up	0		ms
5	t <sub>su(VCCIO)r</sub>	Setup time, $V_{CCIO} > V_{CCIOPORL}$ before $V_{CC} > V_{CCPORL}$	0		ms
6	t <sub>h(PORRST)r</sub>	Hold time, PORRST active after V <sub>CC</sub> > V <sub>CCPORH</sub>	1		ms
7	t <sub>su(PORRST)f</sub>	Setup time, $\overline{\text{PORRST}}$ active before $V_{CC} \le V_{CCPORH}$ during power down	8		μS
8	t <sub>h(PORRST)rio</sub>	Hold time, PORRST active after V <sub>CC</sub> > V <sub>CCIOPORH</sub>	1		ms
9	t <sub>h(PORRST)d</sub>	Hold time, PORRST active after V <sub>CC</sub> < V <sub>CCPORL</sub>	0		ms
10	t <sub>su(PORRST)fio</sub>	Setup time, $\overline{\text{PORRST}}$ active before $V_{CC} \le V_{CCIOPORH}$ during power down	0		ns
11	t <sub>su(VCCIO)f</sub>	Setup time, V <sub>CC</sub> < V <sub>CCPORL</sub> before V <sub>CCIO</sub> < V <sub>CCIOPORL</sub>	0		ns




Figure 7. PORRST Timing Diagram

# switching characteristics over recommended operating conditions for $\overline{\mathsf{RST}}^\dagger$

	PARAMETER	MIN	MAX	UNIT
t	Valid time, RST active after PORRST inactive	4112t <sub>c(OSC)</sub>		nc
t <sub>v(RST)</sub>	Valid time, RST active (all others)	8t <sub>c(SYS)</sub>		ns

<sup>†</sup> Specified values do NOT include rise/fall times. For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

# JTAG scan interface timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

NO.			MIN	MAX	UNIT
1	t <sub>c(JTAG)</sub>	Cycle time, JTAG low and high period	50		ns
2	t <sub>su(TDI/TMS</sub> - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
3	t <sub>h(TCKr</sub> -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
4	t <sub>h(TCKf -TDO)</sub>	Hold time, TDO after TCKf	10		ns
5	t <sub>d(TCKf</sub> -TDO)	Delay time, TDO valid after TCK fall (TCKf)		45	ns




Figure 8. JTAG Scan Timing

### output timings

## switching characteristics for output timings versus load capacitance (C<sub>L</sub>) (see Figure 9)

PARAMETER				MAX	UNIT
		C <sub>L</sub> = 15 pF	0.5	2.50	
	D: C OLYOUT AND TRO	C <sub>L</sub> = 50 pF	1.5	5	ns
t <sub>r</sub>	Rise time, CLKOUT, AWD, TDO	C <sub>L</sub> = 100 pF	3	9	ns
		C <sub>L</sub> = 150 pF	4.5	12.5	
		C <sub>L</sub> = 15 pF	0.5	2.5	
+.	Foll time CLIVOLIT AWD TDO	C <sub>L</sub> = 50 pF	1.5	5	
t <sub>f</sub>	Fall time, CLKOUT, AWD, TDO	C <sub>L</sub> = 100 pF	3	9	ns
		C <sub>L</sub> = 150 pF	4.5	12.5	
		C <sub>L</sub> = 15 pF	2.5	8	
	Rise time, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	C <sub>L</sub> = 50 pF	5	14	ns
t <sub>f</sub>		C <sub>L</sub> = 100 pF	9	23	
		C <sub>L</sub> = 150 pF	13	32	
	Fall time, RST, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	C <sub>L</sub> = 15 pF	2.5	8	ns
		C <sub>L</sub> = 50 pF	5	14	
t <sub>f</sub>		C <sub>L</sub> = 100 pF	9	23	
		C <sub>L</sub> = 150 pF	13	32	
		C <sub>L</sub> = 15 pF	2.5	10	
	Disc time all other output pine	C <sub>L</sub> = 50 pF	6.0	25	
t <sub>r</sub>	Rise time, all other output pins	C <sub>L</sub> = 100 pF	12	45	ns
		C <sub>L</sub> = 150 pF	18	65	1
		C <sub>L</sub> = 15 pF	3	10	
ļ.	Fall time, all other output pine	C <sub>L</sub> = 50 pF	8.5	25	ns
t <sub>f</sub>	Fall time, all other output pins	C <sub>L</sub> = 100 pF	16	45	
		C <sub>L</sub> = 150 pF	23	65	




Figure 9. CMOS-Level Outputs

# input timings

# timing requirements for input timings<sup>†</sup> (see Figure 10)

		MIN	MAX	UNIT
tp	Input minimum pulse width	t <sub>c(ICLK)</sub> + 10		ns

 $<sup>\</sup>dagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 




Figure 10. CMOS-Level Inputs

### SPIn master mode timing parameters

# SPIn master mode external timing parameters (CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 11)

NO.			MIN	MAX	UNIT
1	$t_{c(SPC)M}$	Cycle time, SPInCLK ¶	100	256t <sub>c(ICLK)</sub>	ns
2#	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	20
2"	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	0.5t <sub>c(SPC)M</sub> + 5	ns
3#	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	0.5t <sub>c(SPC)M</sub> + 5	no
3"	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns
4#	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)		10	ns
4"	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)		10	115
5 <sup>#</sup>	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	$t_{c(SPC)M} - 5 - t_{f}$		ns
5"	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	$t_{c(SPC)M} - 5 - t_r$		115
6#	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6		no
6"	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		ns
7#	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		nc
/"	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		ns

<sup>†</sup> The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255:  $t_{c(SPC)M} \ge (P \tilde{S} + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.

For PS values of 0:  $t_{c(SPC)M} = 2t_{c(ICLK)} \ge \Box 100 \text{ ns.}$ 

# The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

 $<sup>\</sup>ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 

<sup>§</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

<sup>¶</sup> When the SPI is in Master mode, the following must be true:

## SPIn master mode timing parameters (continued)




Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)

SPNS080A - MARCH 2004 - REVISED MARCH 2006

### SPIn master mode timing parameters (continued)

# SPIn master mode external timing parameters (CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 12)

NO.			MIN	MAX	UNIT
1	t <sub>c(SPC)M</sub>	Cycle time, SPInCLK ¶	100	256t <sub>c(ICLK)</sub>	ns
2#	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{C(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	20
	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{C(SPC)M} - t_f$	0.5t <sub>c(SPC)M</sub> + 5	ns
3#	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{C(SPC)M} - t_f$	0.5t <sub>c(SPC)M</sub> + 5	20
	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns
4#	t <sub>v(SIMO-SPCH)M</sub>	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10		
	t <sub>v(SIMO-SPCL)M</sub>	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 10		ns
5#	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	$0.5t_{\text{C(SPC)M}} - 5 - t_{\text{r}}$		
	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{C(SPC)M}} - 5 - t_{\text{f}}$		ns
6#	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		ns
	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		
7#	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		no
	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		ns

<sup>†</sup> The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255:  $t_{c(SPC)M} \geq (PS + 1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$ 

For PS values of 0:  $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$ 

#The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



 $<sup>\</sup>ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 

<sup>§</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

<sup>¶</sup> When the SPI is in Master mode, the following must be true:




Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

### SPIn slave mode timing parameters

# SPIn slave mode external timing parameters (CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{†\ddagger\$}$ (see Figure 13)

NO.			MIN	MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK <sup>#</sup>	100	256t <sub>c(ICLK)</sub>	ns
2	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	- ns
	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	- ns
	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
4	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		6 + t <sub>r</sub>	- ns
4"	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		6 + t <sub>f</sub>	
5	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$t_{c(SPC)S} - 6 - t_r$		- ns
5"	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$t_{c(SPC)S} - 6 - t_f$		
6 <sup>  </sup>	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		- ns
	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		
7	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		- ns
	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6		

<sup>†</sup>The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255:  $t_{c(SPC)S} \geq (PS + 1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$ 

For PS values of 0:  $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$ 

 $<sup>\</sup>ddagger \text{If the SPI is in slave mode, the following must be true: } t_{c(SPC)S} \geq (PS + 1) \ t_{c(ICLK)}, \text{ where PS = prescale value set in SPInCTL1.[12:5]}.$ 

<sup>§</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $<sup>\</sup>P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 

<sup>#</sup>When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

# SPIn slave mode timing parameters (continued)




Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

SPNS080A - MARCH 2004 - REVISED MARCH 2006

#### SPIn slave mode timing parameters (continued)

# SPIn slave mode external timing parameters (CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \$ \parallel}$ (see Figure 14)

NO.			MIN	MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK#	100	256t <sub>c(ICLK)</sub>	ns
2	t <sub>w(SPCH)</sub> S	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
2"	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3"	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
4	t <sub>v(SOMI-SPCH)S</sub>	Valid time, SPInCLK high after SPInSOMI data valid (clock polarity = 0)	$0.5t_{c(SPC)S}-6-t_r$		ns
4"	t <sub>v(SOMI-SPCL)S</sub>	Valid time, SPInCLK low after SPInSOMI data valid (clock polarity = 1)	$0.5t_{c(SPC)S}-6-t_{f}$		115
5 <sup>  </sup>	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S}-6-t_r$		ns
5"	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}-6-t_{f}$		115
6 <sup>  </sup>	t <sub>su(SIMO-SPCH)</sub> S	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		ns
6"	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		115
7	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		- ns
/"	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		113

<sup>†</sup> The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255:  $t_{c(SPC)S} \geq (PS+1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$ 

For PS values of 0:  $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$ 

 $<sup>\</sup>ddagger \text{If the SPI is in slave mode, the following must be true: } t_{c(SPC)S} \geq (PS + 1) \ t_{c(ICLK)}, \text{ where PS = prescale value set in SPInCTL1.[12:5]}.$ 

<sup>§</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $<sup>\</sup>P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 

<sup>#</sup>When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

# SPIn slave mode timing parameters (continued)




Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)


#### SCIn isosynchronous mode timings — internal clock

# timing requirements for internal clock SCIn isosynchronous mode<sup>†‡§</sup> (see Figure 15)

NO.			(BAUI IS EVEN OF	,	(BAUD IS ODD AND	,	UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>c(SCC)</sub>	Cycle time, SCInCLK	2t <sub>c(ICLK)</sub>	$2^{24}t_{c(ICLK)}$	3t <sub>c(ICLK)</sub>	(2 <sup>24</sup> –1) t <sub>c(ICLK)</sub>	ns
2	t <sub>w(SCCL)</sub>	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - t_f$	0.5t <sub>c(SCC)</sub> + 5	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_f$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
3	t <sub>w(SCCH)</sub>	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - t_r$	0.5t <sub>c(SCC)</sub> + 5	$0.5t_{c(SCC)}$ $-0.5t_{c(ICLK)}$ $-t_r$	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)}$	ns
4	t <sub>d(SCCH-TXV)</sub>	Delay time, SCInCLK high to SCInTX valid		10		10	ns
5	t <sub>v(TX)</sub>	Valid time, SCInTX data after SCInCLK low	t <sub>c(SCC)</sub> - 10		t <sub>c(SCC)</sub> - 10		ns
6	t <sub>su(RX-SCCL)</sub>	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		$t_{C(ICLK)} + t_f + 20$		ns
7	t <sub>v(SCCL-RX)</sub>	Valid time, SCInRX data after SCInCLK low	$-t_{c(ICLK)}+t_f+20$		- t <sub>c(ICLK)</sub> + t <sub>f</sub> + 20		ns

<sup>†</sup>BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.

<sup>§</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.



NOTE A: Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 15. SCIn Isosynchronous Mode Timing Diagram For Internal Clock

 $<sup>\</sup>ddagger t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$ 


# SCIn isosynchronous mode timings — external clock

# timing requirements for external clock SCIn isosynchronous mode<sup>†‡</sup> (see Figure 16)

NO.			MIN	MAX	UNIT
1	t <sub>c(SCC)</sub>	Cycle time, SCInCLK§	8t <sub>c(ICLK)</sub>		ns
2	t <sub>w(SCCH)</sub>	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
3	t <sub>w(SCCL)</sub>	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
4	$t_{d(SCCH-TXV)}$	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
5	$t_{V(TX)}$	Valid time, SCInTX data after SCInCLK low	2t <sub>c(SCC)</sub> -10		ns
6	t <sub>su(RX-SCCL)</sub>	Setup time, SCInRX before SCInCLK low	0		ns
7	t <sub>v(SCCL-RX)</sub>	Valid time, SCInRX data after SCInCLK low	2t <sub>c(ICLK)</sub> + 10		ns

 $<sup>\</sup>dagger t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$ 

<sup>§</sup> When driving an external SCInCLK, the following must be true:  $t_{c(SCC)} \ge 8t_{c(ICLK)}$ 



NOTE A: Data transmission/reception characteristics for isosynchronous mode with external clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

<sup>‡</sup> For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

#### high-end timer (HET) timings

#### minimum PWM output pulse width:

This is equal to one High Resolution Clock Period (HRP). The HRP is defined by the 6-bit High Resolution Prescale Factor (hr) which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

#### minimum input pulses we can capture:

The input pulse width must be greater or equal to the Low Resolution Clock Period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit Loop-Resolution Prescale Factor (lr), which is user defined, with a power of 2 increment of codes. That is, the value of Ir can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) \* Ir(min)/SYSCLK = 1 \* 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 \* 1/30 = 33.33 ns

**Note**: Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

#### Abbreviations:

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr\*lr/SYSCLK

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

SPNS080A - MARCH 2004 - REVISED MARCH 2006

# standard CAN controller (SCC) mode timings

# dynamic characteristics for the CANSTX and CANSRX pins

	PARAMETER	MIN	MAX	UNIT
t <sub>d</sub> (CANSTX)	Delay time, transmit shift register to CANSTX pin <sup>†</sup>		15	ns
$t_d$ (CANSRX)	Delay time, CANSRX pin to receive shift register		5	ns

<sup>†</sup>These values do not include rise/fall times of the output buffer.

SPNS080A - MARCH 2004 - REVISED MARCH 2006

#### multi-buffered A-to-D converter (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on  $V_{SS}$  and  $V_{CC}$  from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to  $AD_{REFLO}$  unless otherwise noted.

# MibADC recommended operating conditions<sup>†</sup>

		MIN	MAX	UNIT
AD <sub>REFHI</sub>	A-to-D high -voltage reference source	$V_{SSAD}$	$V_{CCAD}$	V
AD <sub>REFLO</sub>	A-to-D low-voltage reference source	$V_{SSAD}$	V <sub>CCAD</sub>	V
V <sub>AI</sub>	Analog input voltage	V <sub>SSAD</sub> – 0.3	V <sub>CCAD</sub> + 0.3	V
I <sub>AIC</sub>	Analog input clamp current <sup>‡</sup> $(V_{AI} < V_{SSAD} - 0.3 \text{ or } V_{AI} > V_{CCAD} + 0.3)$	- 2	2	mA

 $<sup>\</sup>dagger$  For  $V_{CCAD}$  and  $V_{SSAD}$  recommended operating conditions, see the "device recommended operating conditions" table.

# operating characteristics over full ranges of recommended operating conditions§¶

PARAMETER		DESCRIPTION/CONDITION	ONS	MIN	TYP	MAX	UNIT
R <sub>i</sub>	Analog input resistance	See Figure 17			250	500	Ω
C <sub>i</sub>	Analog input capacitance	See Figure 17	Conversion			10	pF
O <sub>1</sub>	Analog input capacitance	See Figure 17	Sampling			30	pF
I <sub>AIL</sub>	Analog input leakage current	See Figure 17		-1		1	μΑ
I <sub>ADREFHI</sub>	AD <sub>REFHI</sub> input current	AD <sub>REFHI</sub> = 3.6 V, AD <sub>REFLO</sub> = V <sub>SSAD</sub>				5	mA
CR	Conversion range over which specified accuracy is maintained	AD <sub>REFHI</sub> – AD <sub>REFLO</sub>		3		3.6	V
E <sub>DNL</sub>	Differential nonlinearity error	Difference between the actual step width and the ideal value after offset correction. (See Figure 18)				±2	LSB
E <sub>INL</sub>	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error after offset correction.  (See Figure 19)				±2	LSB
E <sub>TOT</sub>	Total error/Absolute accuracy	Maximum value of the difference between an analog value and the ideal midstep value. (See Figure 20)				±2	LSB

 $V_{CCIO} = V_{CCAD} = AD_{REFHI}$ 



<sup>‡</sup> Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

<sup>¶ 1</sup> LSB =  $(AD_{REFHI} - AD_{REFLO})/2^{10}$  for the MibADC

# multi-buffered A-to-D converter (MibADC) (continued)




Figure 17. MibADC Input Equivalent Circuit

# multi-buffer ADC timing requirements

		MIN	MAX	UNIT
t <sub>c(ADCLK)</sub>	Cycle time, MibADC clock	0.05		μS
$t_{d(SH)}$	Delay time, sample and hold time	1		μS
$t_{d(C)}$	Delay time, conversion time	0.55		μS
$t_{d(SHC)}^{\dagger}$	Delay time, total sample/hold and conversion time	1.55		μS

<sup>†</sup> This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for more details, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

#### multi-buffered A-to-D converter (MibADC) (continued)

The differential nonlinearity error shown in Figure 18 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.




Figure 18. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 19 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




Figure 19. Integral Nonlinearity (INL) Error



# multi-buffer A-to-D converter (MibADC) (continued)

The absolute accuracy or total error of an MibADC as shown in Figure 20 is the maximum value of the difference between an analog value and the ideal midstep value.





Figure 20. Absolute Accuracy (Total) Error

SPNS080A - MARCH 2004 - REVISED MARCH 2006

# **MECHANICAL DATA**

# PN (S-PQFP-G80)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

#### **Thermal Resistance Characteristics**

PARAMETER	°C/W
$R_{\ThetaJA}$	48
$R_{\Theta JC}$	5



# **ADVANCE INFORMATION**

#### **List of Figures**

TMS470R1VC334A 80-Pin PN Package (TOP VIEW)

Functional Block Diagram

Figure 1. Memory Map

Figure 2. TMS470R1x Family Nomenclature

Figure 3. Test Load Circuit

Figure 4. Crystal/Clock Connection

Figure 5. CLKOUT Timing Diagram

Figure 6. ECLK Timing Diagram

Figure 7. PORRST Timing Diagram

Figure 8. JTAG Scan Timing

Figure 9. CMOS-Level Outputs

Figure 10. CMOS-Level Inputs

Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)

Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)

Figure 15. SCIn Isosynchronous Mode Timing Diagram For Internal Clock

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

Figure 17. MibADC Input Equivalent Circuit

Figure 18. <u>Differential Nonlinearity (DNL)</u>

Figure 19. Integral Nonlinearity (INL) Error

Figure 20. Absolute Accuracy (Total) Error

**Mechanical Data** 

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

SPNS080A - MARCH 2004 - REVISED MARCH 2006

#### **List of Tables**

Table 1.	<u>Device</u>	<u>Charact</u>	<u>teristi</u>	<u>ics</u>

Table 2. Memory Selection Assignment

<u>Table 3.</u> <u>VC334A Peripherals and System Module Base Addresses</u>

Table 4. Interrupt Priority

<u>Table 5.</u> <u>MibADC Event Hookup Configuration</u>
<u>Table 6.</u> <u>TMS470 Device ID Bit Allocation Register</u>

<u>Table 7.</u> <u>Device Part Number</u>



# TMS470R1VC334A 16/32-BIT RISC ROM MICROCONTROLLER REVISION HISTORY

# **REVISION HISTORY**

REV	DATE	NOTES
А	3/06	Updates: Page 1, Added new core voltage range from -40 to 85C. Page 5, Added new core voltage range from -40 to 85C. Page 11, Added information on decoded block size. Page 11, Moved paragraph about XOR share feature to Description section. Page 12, Changed address range 0xFFE8_8000 to 0xFFE8_BFFF to ROM CONTROL REGISTERS. Page 20, Added extended core voltage range for V <sub>CC</sub> . Page 20, Modified footnote to indicate that V <sub>CCAD</sub> voltage is with respect to V <sub>SSAD</sub> . Page 21, Added separate V <sub>IL</sub> and V <sub>IH</sub> values for OSCIN. Page 22, Updated I <sub>CC</sub> test conditions to V <sub>CC</sub> =2.06. Page 22, Removed "all frequencies" from halt test conditions. Page 25, Removed 'recommended' from the title of Figure 4. Page 26, Changed f <sub>(OSCRST)</sub> value from MAX to TYP. Page 28, Identified V <sub>CCIOPORH</sub> value of 2.75V as a minimum value. Page 36, Updated timing #4. Page 44, table note changed to indicate that V <sub>CCIO</sub> = V <sub>CCAD</sub> = AD <sub>REFHI</sub> .



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and application s using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different form or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

# **Products**Amplifiers

Data Converters DSP Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com

#### **Applications**

Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated