This data sheet is applicable to all TMS417800As symbolized by Revision "E" and subsequent revisions as described in the device symbolization section.

- Organization . . . 2097152 × 8
- Single 5-V Power Supply (± 10% Tolerance)
- 2048-Cycle Refresh in 32 ms
- Performance Ranges:

	<b>ACCESS</b>	<b>ACCESS</b>	<b>ACCESS</b>	READ OR
	TIME	TIME	TIME	EDO
	tRAC	tCAC	tAA	CYCLE
	MAX	MAX	MAX	MIN
'417800A-50	50 ns	13 ns	25 ns	20 ns
'417800A-60	60 ns	15 ns	30 ns	25 ns
'417800A-70	70 ns	18 ns	35 ns	30 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- High-Impedance State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 28-Lead
   400-Mil-Wide Surface-Mount Small Outline
   J-Lead (SOJ) Package (DZ Suffix)
- Ambient Temperature Range 0°C to 70°C


#### description

The TMS417800A is a 16777216-bit dynamic random-access memory (DRAM) device organized as 2097152 words of eight bits. It employs TI's state-of-the-art technology for high performance, reliability, and low power.

This device features maximum RAS access times of 50-, 60-, and 70 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS417800A is offered in a 28-lead plastic surface-mount SOJ package (DZ suffix). This package is designed for operation from 0°C to 70°C.






PIN NOMENCLATURE						
A[0:10]	Address Inputs					
CAS	Column-Address Strobe					
DQ[0:7]	Data In/Data Out					
ŌĒ	Output Enable					
RAS	Row-Address Strobe					
Vcc	5-V Supply					
$v_{SS}$	Ground					
W	Write Enable					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.



### functional block diagram



## operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup-and-hold, and for address multiplexing, is eliminated. The maximum number of columns that can be accessed is determined by  $t_{RASP}$ , the maximum row-address strobe  $(\overline{RAS})$  low time.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while column-address strobe ( $\overline{CAS}$ ) is high. The falling edge of  $\overline{CAS}$  latches the column addresses and enables the output, which allows the devices to operate at a higher data bandwidth than conventional page-mode devices because data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced-page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $\underline{t_{CAC}}$  max (access time from  $\overline{CAS}$  low) if  $\underline{t_{AA}}$  max (access time from column address) and  $\underline{t_{RAC}}$  (access time from  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $\underline{t_{CPA}}$  (access time from  $\overline{CAS}$  precharge) or  $\underline{t_{CAC}}$ .

#### address: A0-A10

Twenty-one address bits are required to decode each of the 2097152 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched on the chip by  $\overline{RAS}$ . Ten column-address bits are set up on A0 through A9. All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable because it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.



# TMS417800A 2097152 BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY

SMKS888B - AUGUST 1996 - REVISED SEPTEMBER 1997

# write enable (W)

The read- or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.

#### data in (DQ0-DQ7)

Data is written during a write- or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup-and-hold times referenced to this signal. In a delayed-write- or read-modify-write cycle,  $\overline{CAS}$  is already low, and the data is strobed in by  $\overline{W}$  with setup-and-hold time referenced to this signal. Also,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

# data out (DQ0-DQ7)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{CAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

## RAS-only refresh

A refresh operation must be performed once every 32 ms to retain data. The refresh operation can be achieved by strobing each of the 2048 rows (A0-A10). A normal read- or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. The hidden-refresh operation is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read- or write operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

### CAS-before-RAS (CBR) refresh

CBR refresh is used by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and then holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive CBR-refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored, and the refresh address is generated internally.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. The eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



# absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–	- 1 V to 7 V
Voltage range on any pin (see Note 1)	–	- 1 V to 7 V
Short-circuit output current		50 mA
Power dissipation		1 W
Ambient temperature range, T <sub>A</sub>	0	°C to 70°C
Storage temperature range, T <sub>sto</sub>	- 55°0	C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Ambient temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

# electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

PARAMETER			'41780	'417800A-50		0A-60	·60 '417800A-70		UNIT	
	ARAMETER	TEST CONDITIONS <sup>†</sup>	MIN MAX		MIN	MAX	MIN	MAX	UNII	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧	
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to $V_{CC}$		± 10		± 10		± 10	μΑ	
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, $\text{V}_{O}$ = 0 V to V <sub>CC</sub> ,		± 10		± 10		± 10	μА	
I <sub>CC1</sub> ‡§	Average read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		130		110		100	mA	
	Average standby	V <sub>IH</sub> = 2.4 V (TTL), <u>After</u> one memory cycle, RAS and CAS high		2		2		2	mA	
ICC2	current	$V_{IH} = V_{CC} - 0.2 \text{ V (CMOS)},$ <u>After one memory cycle,</u> RAS and CAS high		1		1		1	mA	
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle, CAS high (RAS only), RAS low after CAS low (CBR)		130		110		100	mA	
I <sub>CC4</sub> ‡¶	Average page current	$V_{CC} = 5.5 \text{ V},$ $t_{PC} = MIN,$ RAS low, CAS cycling		90		70		60	mA	

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$  Measured with a maximum of one address change during each page-mode cycle,  $t_{PC}$ 

# capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 3)

	PARAMETER			
C <sub>i(A)</sub>	Input capacitance, A0-A10		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance <sup>†</sup>		7	pF

 $\overline{\text{TCAS}} = \text{V}_{\text{IH}}$  to disable outputs NOTE 3:  $\text{V}_{\text{CC}} = 5 \text{ V} \pm 10\%$ , and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and ambient temperature (see Note 4)

	PARAMETER		'417800A-50		0A-60	'417800A-70		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column address		25		30		35	ns
tCAC	Access time from CAS		13		15		18	ns
<sup>t</sup> CPA	Access time from CAS precharge		30		35		40	ns
<sup>t</sup> RAC	Access time from RAS		50		60		70	ns
tOEA	Access time from OE		13		15		18	ns
tCLZ	Delay time, CAS to output in the low-impedance state	0		0		0		ns
tOH	Output data hold time from CAS	3		3		3		ns
tOHO	Output data hold time from OE	3		3		3		ns
tOFF	Output buffer turn-off delay from CAS (see Note 5)	0	13	0	15	0	18	ns
tOEZ	Output buffer turn-off delay from OE (see Note 5)	0	13	0	15	0	18	ns

NOTES: 4. With ac parameters, it is assumed  $t_T = 5$  ns.



<sup>5.</sup> topper and topez are specified when the output is no longer driven. Data-in should not be driven until one of the maximum values is

# TMS417800A 2097152 BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY

SMKS888B - AUGUST 1996 - REVISED SEPTEMBER 1997

# ac timing requirements (see Note 4)

		'417800A-50 '417800A-60		'417800A-70		11807		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> RC	Cycle time, read	90		110		130		ns
tWC	Cycle time, write	90		110		130		ns
tRWC	Cycle time, read-write	131		155		181		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Note 6)	35		40		45		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write	76		85		96		ns
tRASP	Pulse duration, RAS active, page mode (see Note 7)	50	100 000	60	100 000	70	100 000	ns
tRAS	Pulse duration, RAS active, nonpage mode (see Note 7)	50	10 000	60	10 000	70	10 000	ns
tCAS	Pulse duration, CAS active (see Note 8)	13	10 000	15	10 000	18	10 000	ns
tCP	Pulse duration, CAS precharge	8		10		10		ns
tRP	Pulse duration, RAS precharge	30		40		50		ns
tWP	Pulse duration, write command	10		10		10		ns
tASC	Setup time, column address	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address	0		0		0		ns
tDS	Setup time, data in (see Note 9)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CAS precharge	13		15		18		ns
tRWL	Setup time, write command before RAS precharge	13		15		18		ns
twcs	Setup time, write command before CAS active (early-write only)	0		0		0		ns
tCSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns
tWRP	Setup time, write before RAS active (CBR refresh only)	10		10		10		ns
tCAH	Hold time, column address	10		10		15		ns
<sup>t</sup> DH	Hold time, data in (see Note 9)	10		10		15		ns
<sup>t</sup> RAH	Hold time, row address	8		10		10		ns
tRCH	Hold time, read command referenced to $\overline{\text{CAS}}$ (see Note 10)	0		0		0		ns
tRRH	Hold time, read command referenced to RAS (see Note 10)	0		0		0		ns
tWCH	Hold time, write command during CAS active (early-write only)	10		10		15		ns
tRHCP	Hold time, RAS active from CAS precharge	30		35		40		ns
tOEH	Hold time, OE command	13		15		18		ns
tROH	Hold time, RAS referenced to OE	10		10		10		ns
tWRH	Hold time, write after RAS active (CBR refresh only)	10		10		10		ns
t <sub>AWD</sub>	Delay time, column address to write command (read-write operation only)	48		55		63		ns

- NOTES: 4. With ac parameters, it is assumed  $t_T = 5$  ns.
  - 6. To ensure tpc MIN, tasc should be  $\geq$  to tcp .
  - 7. In a read-write cycle,  $t_{\mbox{\scriptsize RWD}}$  and  $t_{\mbox{\scriptsize RWL}}$  must be observed.
  - 8. In a read-write cycle,  $t_{\hbox{CW}\underline{\hbox{D}}}$  and  $t_{\hbox{C}\underline{\hbox{W}}}{}_{\hbox{L}}$  must be observed.
  - 9. Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations
  - 10. Either tRRH or tRCH must be satisfied for a read cycle.



# ac timing requirements (see Note 4) (continued)

		'41780	0A-50	'417800A-60		'417800A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> CHR	Delay time, CAS referenced to RAS (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS precharge to RAS	5		5		5		ns
<sup>t</sup> CSH	Delay time, RAS active to CAS precharge	50		60		70		ns
tCWD	Delay time, CAS to write command (read-write operation only)	36		40		46		ns
<sup>t</sup> OED	Delay time, OE to data in	13		15		18		ns
tRAD	Delay time, RAS to column address (see Note 11)	13	25	15	30	15	35	ns
tRAL	Delay time, column address to RAS precharge	25		30		35		ns
tCAL	Delay time, column address to CAS precharge	25		30		35		ns
tRCD	Delay time, RAS to CAS (see Note 11)	18	37	20	45	20	52	ns
tRPC	Delay time, RAS precharge to CAS	5		5		5		ns
tRSH	Delay time, CAS active to RAS precharge	13		15		18		ns
tRWD	Delay time, RAS to write command (read-write operation only)	73		85		98		ns
tCPW	Delay time, CAS precharge to write command (read-write only)	53		60		68		ns
tREF	Refresh time interval		32		32		32	ms
tŢ	Transition time	2	30	2	30	2	30	ns

NOTES: 4. With ac parameters, it is assumed  $t_T = 5$  ns.




NOTE A:  $C_L$  includes probe and fixture capacitance.

DEVICE	V <sub>CC</sub> (V)	R <sub>1</sub> (Ω)	R <sub>2</sub> (Ω)	V <sub>TH</sub> (V)	R <sub>L</sub> (Ω)
'417800A	5	828	295	1.31	218

Figure 1. Load Circuits for Timing Parameters

<sup>11.</sup> The maximum value is specified only to ensure access time.

## PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing






Figure 3. Early-Write-Cycle Timing






Figure 4. Write-Cycle Timing





NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 5. Read-Write-Cycle Timing




NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing



 $<sup>^{\</sup>dagger}$  Access time is tCPA-, tCAC-, or tAA-dependent.


# PARAMETER MEASUREMENT INFORMATION



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Early-Write-Cycle Timing


## PARAMETER MEASUREMENT INFORMATION



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing





† Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing






Figure 11. Automatic CBR-Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing




Figure 13. Hidden-Refresh-Cycle (Write) Timing




#### **MECHANICAL DATA**

# DZ (R-PDSO-J\*\*)

#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE


#### **32 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,13).
- D. The 24 pin package has the center two pins removed on both sides.

# device symbolization





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated