- Organization . . . 128K × 8-Bit Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- V_{CC} Tolerance ±10%
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time
 - '28F010A-10100 ns'28F010A-12120 ns'28F010A-15150 ns'28F010A-17170 ns
- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase-Cycle Versions Available
- Low Power Dissipation (V_{CC} = 5.5 V)
 Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW
 - (CMOS-Input Levels)
- Automotive Temperature Range – 40°C to 125°C


description

The TMS28F010A is a 1048576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 and 1000 program/erase-endurancecycle versions.

The TMS28F010A Flash EEPROM is offered in a dual in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers, a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse pinout TSOP package (DU suffix).

The TMS28F010A is characterized for operation in temperature ranges of 0°C to 70°C (NL, FML, DDL, and DUL suffixes), -40°C to 85°C (NE, FME, DDE, and DUE suffixes), and -40°C to 125°C (NQ, FMQ, DDQ, and DUQ suffixes). All package types are offered with 168-hour burn-in (4 suffix).

	N PA	CKAG	E
	(TOF	VIEW)
V _{PP} [1	J 32] <u>∨</u> cc
A16	2	31	W
A15	3	30	NC
A12	4	29	A14
A7 [5	28	A13
A6 [6	27] A8
A5 [7	26	A9
A4 [8	25	A11
A3[9	24] <u>G</u>
A2[10	23	<u>A</u> 10
A1 [11	22] <mark>E</mark>
A0 [12	21	DQ7
DQ0	13	20] DQ6
DQ1	14	19] DQ5
DQ2	15	18] DQ4
V _{SS} [16	17] DQ3



ICLATURE
ldress Inputs ata In/Data Out
nip Enable
utput Enable
Internal Connection
V Power Supply
-V Power Supply
ound
rite Enable


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated


POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265 POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993




DU PACKAGE REVERSE PINOUT

(TOP VIEW)






device symbol nomenclature






logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.



functional block diagram





SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

					F	UNCTION		
	MODE	V _{PP} † (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	W (31)	DQ0-DQ7 (13-15, 17-21)
	Read	VPPL	VIL	VIL	Х	Х	VIH	Data Out
	Output Disable	VPPL	VIL	VIH	Х	Х	VIH	HI-Z
Read	Standby and Write Inhibit	VPPL	VIH	Х	Х	Х	Х	HI-Z
	Algorithm-Selection Mode	Vaai	VIL	VIL	VIL	Vie		Mfr Equivalent Code 89h
	Algorithm-Selection Mode	VPPL			VIH	VID	VIH	Device Equivalent Code B4h
	Read	V _{PPH}	VIL	VIL	Х	Х	VIH	Data Out
Read/	Output Disable	VPPH	VIL	VIH	Х	Х	VIH	HI-Z
Write	Standby and Write Inhibit	VPPH	VIH	Х	Х	Х	Х	HI-Z
	Write	V _{PPH}	VIL	VIH	Х	Х	VIL	Data In

Table 1. Operation Modes

NOTE: X can be VIL or VIH.

[†] V_{PPL} ≤ V_{CC} + 2 V; V_{PPH} is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

operation

read/output disable

When the outputs of two or more TMS28F010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F010A, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on \overline{E} or to 100 μ A with a high CMOS level on \overline{E} . In this mode, all outputs are in the high-impedance state. The TMS28F010A draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase agorithms. This mode is activated when A9 (pin 26) is forced to V_{ID}. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B4h, as shown in the algorithm-selection mode table below:

IDENTIFIER		PINS								
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer Equivalent Code	VIL	1	0	0	0	1	0	0	1	89
Device Equivalent Code	VIH	1	0	1	1	0	1	0	0	B4

NOTE: $\overline{E} = \overline{G} = V_{IL}$, A1–A8 = V_{IL}, A9 = V_{ID}, A10–A16 = V_{IL}, V_{PP} = V_{PPL}.

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



command register

The command register controls the program and erase functions of the TMS28F010A. The algorithm-selection mode can be activated using the command register in addition to the above method. When V_{PP} is high, the contents of the command register and the function being performed can be changed. The command register is written to when \overline{E} is low and \overline{W} is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on V_{PP} require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

COMMAND	REQUIRED	FIRS	ST BUS CYCLE	SECOND BUS CYCLE			
COMMAND	BUS CYCLES	OPERATION [†]	ADDRESS	DATA	OPERATION [†]	ADDRESS	DATA
Read	1	Write	Х	00h	Read	RA	RD
Algorithm-Selection Mode	3	Write	х	90h	Read	0000 0001	89h B4h
Set-Up-Erase/Erase	2	Write	Х	20h	Write	Х	20h
Erase Verify	2	Write	EA	A0h	Read	Х	EVD
Set-Up-Program/Program	2	Write	Х	40h	Write	PA	PD
Program Verify	2	Write	Х	C0h	Read	Х	PVD
Reset	2	Write	Х	FFh	Write	Х	FFh

Table 2. Command Definitions

[†] Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify.

RA Address of memory location to be read.

PA Address of memory location to be programmed. Address is latched on the falling edge of \overline{W} .

RD Data read from location RA during the read operation.

EVD Data read from location EA during erase verify.

PD Data to be programmed at location PA. Data is latched on the rising edge of \overline{W} .

PVD Data read from location PA during program verify.



command definitions

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer equivalent code (89h) is identified by the value read from address location 0000h, and the device equivalent code (B4h) is identified by the value read from address location 0001h.

set-up-erase/erase commands

The erase-algorithm initiates with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F010A is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase verify, read, or reset command is received.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of \overline{W} . The address of the byte to be verified is latched on the falling edge of \overline{W} . The erase-verify operation remains enabled until a valid command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010A applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010A.

set-up-program/program commands

The programming algorithm initiates with $\overline{E} = V_{IL}$, $\overline{W} = V_{IL}$, $\overline{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of \overline{W} , and data is latched internally on the rising edge of \overline{W} . The programming operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} pulse. The program operation requires 10 µs for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.



program-verify command

The TMS28F010A can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of \overline{W} .

While verifying a byte, the TMS28F010A applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

reset command

To reset the TMS28F010A after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

Fastwrite algorithm

The TMS28F010A is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

Fasterase algorithm

The TMS28F010A is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.


parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the \overline{E} pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



SMJS012 – DECEMBER 1992 – REVISED NOVEMBER 1993




NOTES: A. Refer to the recommended operating conditions for the value of V_{PPH}. B. Refer to the recommended operating conditions for the value of V_{PPL}.

Figure 1. Programming Flowchart: Fastwrite Algorithm



SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993




Bus Operation	Command	Comments
		Entire memory must = 00h before erasure
		Use Fastwrite programming algorithm
		Initialize addresses
Standby		Wait for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Write	Set-Up- Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Wait = 10 ms
Write	Erase Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		Wait = 6 µs
Read		Read byte to verify erasure; compare output to FFh
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for Vpp to ramp to VppL (see Note B)



NOTES: A. Refer to the recommended operating conditions for the value of VPPH. B. Refer to the recommended operating conditions for the value of VPPL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



NOTE: n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



SMJS012 – DECEMBER 1992 – REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

0			•	,
Supply voltage range, V _{CC} (see	e Note 1)			0.6 V to 7 V
Supply voltage range, VPP				$\dots \dots -0.6$ V to 14 V
Input voltage range (see Note 2	?): All inputs except A9			-0.6 V to V _{CC} + 1 V
	A9			0.6 V to 13.5 V
Output voltage range (see Note	3)			-0.6 V to V _{CC} + 1 V
Operating free-air temperature	range during read/erase/	program, T _A		
	NL, FML, DDL, DUL			0°C to 70°C
	NE, FME, DDE, DUE			– 40°C to 85°C
	NQ, FMQ, DDQ, DUQ			– 40° C to 125°C
Storage temperature range				−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to V_{SS}.

2. The voltage on any input pin can undershoot to -2.0 V for periods less than 20 ns.

3. The voltage on any output pin can overshoot to 7.0 V for periods less than 20 ns.

recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase		4.5	5	5.5	V
Vee	Supply voltage	During read only (VPPL)		0		V _{CC} + 2	V
VPP	VPP Supply voltage During write/read/flash erase (VPPH)		H)	11.4	12	12.6	V
V	VIH High-level dc input voltage	TTL	2		V _{CC} +0.5	V	
VIH		age	CMOS	V _{CC} – 0.5		V _{CC} +0.5	v
V	Low-level dc input volta	20	TTL	-0.5		0.8	V
_ vi∟	VIL Low-level dc input voltag	CMOS		GND – 0.2		GND+0.2	v
V_{ID}	/ID Voltage level on A9 for algorithm-selection mode			11.5		13	V



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
Varia			I _{OH} = - 2.5 mA		2.4		v
VOH	High-level output voltage		I _{OH} = - 100 μA		V _{CC} – 0.4		v
Vai			IOL = 5.8 mA			V	
VOL	Low-level output voltage		I _{OL} = 100 μA			0.1	v
I _{ID}	A9 algorithm-selection-mode current	n-selection-mode current				200	μA
	Input current (leakage)	All except A9	$V_{I} = 0 V \text{ to } 5.5 V$			±1	μA
1	input current (leakage)	A9	$V_{I} = 0 V \text{ to } 13 V$			± 200	μΑ
lO	Output current (leakage)	$V_{O} = 0 V \text{ to } V_{CO}$	<u>,</u>		±10	μΑ	
lan (Vpp supply current (read/standby)		VPP = VPPH,	Read mode		200	μΑ
IPP1			VPP = VPPL			±10	μA
IPP2	VPP supply current (during program pulse	Vpp = Vpph			30	mA	
IPP3	Vpp supply current (during flash erase) (see Note 4)		Vpp = Vpph			30	mA
IPP4	Vpp supply current (during program/eras (see Note 4)	e verify)	Vpp = Vpph			5.0	mA
1	Ver europhy europet (stendby)	TTL-input level	V _{CC} = 5.5 V,	E = VIH		1	mA
ICCS	V _{CC} supply current (standby)	CMOS-input level	V _{CC =} 5.5 V,	E = V _{CC}		100	μΑ
ICC1	V _{CC} supply current (active read)		V _{CC} = 5.5 V f = 6 MHz,	Ē = V _{IL} , Outputs open		30	mA
ICC2	V _{CC} average supply current (active write) (see Note 4)	V _{CC} = 5.5 V, Programming in	Ē = V _{IL} , progress		10	mA
ICC3	V _{CC} average supply current (flash erase)) (see Note 4)	V _{CC} = 5.5 V, Erasure in progre		15	mA	
ICC4	V _{CC} average supply current (program/era	ase verify)	V _{CC} = 5.5 V, VPP = VPPH, Program/erase-v	$\overline{E} = V_{IL},$		15	mA

NOTE 4: Not 100% tested; characterization data available.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz^{\dagger}

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	$V_I = 0$, $f = 1 MHz$	6	pF
Co	Output capacitance	V _O = 0, f = 1 MHz	12	pF

[†]Capacitance measurements are made on sample basis only.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		TEST	ALTERNATE	'28F01	0A-10	'28F01	0A-12	'28F01	0A-15	'28F01	0A-17	UNIT
٢	ARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t a(A)	Access time from address, A0-A16		^t AVQV		100		120		150		170	ns
^t a(E)	Access time <u>fr</u> om chip enable, E		^t ELQV		100		120		150		170	ns
ten(G)	Access time from output enable, G		^t GLQV		45		50		55		60	ns
^t c(R)	Cycle time, read	1	tAVAV	100		120		150		170		ns
^t d(E)	Delay time, E low to low-Z output	C _L = 100 pF,	^t ELQX	0		0		0		0		ns
^t d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load,	^t GLQX	0		0		0		0		ns
^t dis(E)	Chip disable time to hi-Z output	Input $t_f \le 20$ ns, Input $t_f \le 20$ ns	^t EHQZ	0	55	0	55	0	55	0	55	ns
^t dis(G)	Output disable time to hi-Z output		^t GHQZ	0	30	0	30	0	35	0	35	ns
^t h(D)	Hold time, data valid from address, \overline{E} , or \overline{G}^{\dagger}		^t AXQX	0		0		0		0		ns
trec(W)	Write recovery time before read		^t WHGL	6		6		6		6		μs

†Whichever occurs first.



timing requirements-write/erase/program operations

	DADAMETED	ALTERNATE	'28	BF010A-	10	'28	BF010A-1	2	LINUT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _{c(W)}	Cycle time, write using \overline{W}	^t AVAV	100			120			ns
^t c(W)PR	Cycle time, programming operation	tWHWH1	10			10			μs
^t c(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
t _{h(A)}	Hold time, address	tWLAX	55			60			ns
^t h(E)	Hold time, E	tWHEH	0			0			ns
^t h(WHD)	Hold time, data valid after \overline{W} high	^t WHDX	10			10			ns
t _{su(A)}	Setup time, address	^t AVWL	0			0			ns
^t su(D)	Setup time, data	^t DVWH	50			50			ns
^t su(E)	Setup time, \overline{E} before \overline{W}	^t ELWL	20			20			ns
tsu(EHVPP)	Setup time, E high to VPP ramp	^t EHVP	100			100			ns
tsu(VPPEL)	Setup time, VPP to \overline{E} low	tVPEL	1.0			1.0			μs
trec(W)	Recovery time, \overline{W} before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before \overline{W}	tGHWL	0			0			μs
t _{w(W)}	Pulse duration, \overline{W} (see Note 5)	^t WLWH	60			60			ns
^t w(WH)	Pulse duration, \overline{W} high	tWHWL	20			20			ns
tr(VPP)	Rise time, VPP	^t VPPR	1			1			μs
^t f(VPP)	Fall time, V _{PP}	tVPPF	1			1			μs

	DADAMETED	ALTERNATE	'28F010A-15			'28F010A-17				
PARAMETER		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
^t c(W)	Cycle time, write using \overline{W}	tAVAV	150			170			ns	
^t c(W)PR	Cycle time, programming operation	tWHWH1	10			10			μs	
^t c(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms	
^t h(A)	Hold time, address	tWLAX	60			70			ns	
^t h(E)	Hold time, E	^t WHEH	0			0			ns	
^t h(WHD)	Hold time, data valid after $\overline{\mathrm{W}}$ high	^t WHDX	10			10			ns	
^t su(A)	Setup time, address	tAVWL	0			0			ns	
^t su(D)	Setup time, data	tDVWH	50			50			ns	
^t su(E)	Setup time, \overline{E} before \overline{W}	^t ELWL	20			20			ns	
tsu(EHVPP)	Setup time, E high to VPP ramp	^t EHVP	100			100			ns	
tsu(VPPEL)	Setup time, V_{PP} to \overline{E} low	tVPEL	1.0			1.0			μs	
trec(W)	Recovery time, W before read	tWHGL	6			6			μs	
^t rec(R)	Recovery time, read before \overline{W}	^t GHWL	0			0			μs	
tw(W)	Pulse duration, \overline{W} (see Note 5)	twlwh	60			60			ns	
^t w(WH)	Pulse duration, W high	twhwl	20			20			ns	
tr(VPP)	Rise time, VPP	tVPPR	1			1			μs	
^t f(VPP)	Fall time, VPP	tVPPF	1			1			μs	

NOTE 5: Rise/fall time \leq 10 ns.



SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

PARAMETER		ALTERNATE SYMBOL	'28F010A-10		'28F010A-12		'28F010A-15		'28F010A-17		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t c(W)	Cycle time, write using E	t _{AVAV}	100		120		150		170		ns
^t c(E)PR	Cycle time, programming op- eration	^t EHEH	10		10		10		10		μs
^t h(EA)	Hold time, address	^t ELAX	75		80		80		90		ns
^t h(ED)	Hold time, data	^t EHDX	10		10		10		10		ns
^t h(W)	Hold time, W	^t EHWH	0		0		0		0		ns
^t su(A)	Setup time, address	^t AVEL	0		0		0		0		ns
^t su(D)	Setup time, data	^t DVEH	50		50		50		50		ns
^t su(W)	Setup time, W before E	tWLEL	0		0		0		0		ns
t _{su} (VPPEL)	Setup time, V_{PP} to \overline{E} low	^t VPEL	1.0		1.0		1.0		1.0		μs
^t rec(E)R	Recovery time, write using \overline{E} before read	^t EHGL	6		6		6		6		μs
^t rec(E)W	Recovery time, read before write using \overline{E}	^t GHEL	0		0		0		0		μs
^t w(E)	Pulse duration, write using E	^t ELEH	70		70		70		80		ns
^t w(EH)	Pulse duration, write, E high	^t EHEL	20		20		20		20		ns

timing requirements — alternative \overline{E} -controlled writes

PARAMETER MEASUREMENT INFORMATION





Figure 4. AC Test Output Load Circuit

AC testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} as close as possible to the device pins.



SMJS012 – DECEMBER 1992 – REVISED NOVEMBER 1993





Figure 5. Read Cycle Timing




PARAMETER MEASUREMENT INFORMATION







SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993



PARAMETER MEASUREMENT INFORMATION

Figure 7. Write Cycle (Alternative E-Controlled Writes) Timing



SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase Cycle Timing



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated